# **Instruction Set Nomenclature**

# **Status Register (SREG)**

- SREG: Status Register
- C: Carry Flag
- Z: Zero Flag
- N: Negative Flag
- V: Two's complement overflow indicator
- S: N ⊕ V, For signed tests
- H: Half Carry Flag
- T: Transfer bit used by BLD and BST instructions
- I: Global Interrupt Enable/Disable Flag

# **Registers and Operands**

Rd: Destination (and source) register in the Register File Rr: Source register in the Register File R: Result after instruction is executed K: Constant data k: Constant address b: Bit in the Register File or I/O Register (3-bit) s: Bit in the Status Register (3-bit) X,Y,Z: Indirect Address Register (X=R27:R26, Y=R29:R28 and Z=R31:R30) A: **I/O** location address q: Displacement for direct addressing (6-bit)



**8-bit Instruction Set**

Rev. 0856H–AVR–07/09





# **I/O Registers**

# **RAMPX, RAMPY, RAMPZ**

Registers concatenated with the X-, Y-, and Z-registers enabling indirect addressing of the whole data space on MCUs with more than 64K bytes data space, and constant data fetch on MCUs with more than 64K bytes program space.

# **RAMPD**

Register concatenated with the Z-register enabling direct addressing of the whole data space on MCUs with more than 64K bytes data space.

# **EIND**

Register concatenated with the Z-register enabling indirect jump and call to the whole program space on MCUs with more than 64K words (128K bytes) program space.

# **Stack**

STACK: Stack for return address and pushed registers

SP: Stack Pointer to STACK

# **Flags**

- ⇔: Flag affected by instruction
- **0**: Flag cleared by instruction
- **1**: Flag set by instruction
- **-**: Flag not affected by instruction

# **The Program and Data Addressing Modes**

The AVR Enhanced RISC microcontroller supports powerful and efficient addressing modes for access to the Program memory (Flash) and Data memory (SRAM, Register file, I/O Memory, and Extended I/O Memory). This section describes the various addressing modes supported by the AVR architecture. In the following figures, OP means the operation code part of the instruction word. To simplify, not all figures show the exact location of the addressing bits. To generalize, the abstract terms RAMEND and FLASHEND have been used to represent the highest location in data and program space, respectively.

Note: Not all addressing modes are present in all devices. Refer to the device spesific instruction summary.

# **Register Direct, Single Register Rd**

**Figure 1.** Direct Single Register Addressing



The operand is contained in register d (Rd).

# **Register Direct, Two Registers Rd and Rr**

**Figure 2.** Direct Register Addressing, Two Registers



Operands are contained in register r (Rr) and d (Rd). The result is stored in register d (Rd).





## **I/O Direct**

# **Figure 3.** I/O Direct Addressing



Operand address is contained in 6 bits of the instruction word. n is the destination or source register address.

Note: Some complex AVR Microcontrollers have more peripheral units than can be supported within the 64 locations reserved in the opcode for I/O direct addressing. The extended I/O memory from address 64 to 255 can only be reached by data addressing, not I/O addressing.

#### **Data Direct**

**Figure 4.** Direct Data Addressing



A 16-bit Data Address is contained in the 16 LSBs of a two-word instruction. Rd/Rr specify the destination or source register.

### **Data Indirect with Displacement**

**Figure 5.** Data Indirect with Displacement



Operand address is the result of the Y- or Z-register contents added to the address contained in 6 bits of the instruction word. Rd/Rr specify the destination or source register.

#### **Data Indirect**

**Figure 6.** Data Indirect Addressing



Operand address is the contents of the X-, Y-, or the Z-register. In AVR devices without SRAM, Data Indirect Addressing is called Register Indirect Addressing. Register Indirect Addressing is a subset of Data Indirect Addressing since the data space form 0 to 31 is the Register File.





# **Data Indirect with Pre-decrement**

**Figure 7.** Data Indirect Addressing with Pre-decrement



The X,- Y-, or the Z-register is decremented before the operation. Operand address is the decremented contents of the X-, Y-, or the Z-register.

### **Data Indirect with Post-increment**

**Figure 8.** Data Indirect Addressing with Post-increment



The X-, Y-, or the Z-register is incremented after the operation. Operand address is the content of the X-, Y-, or the Z-register prior to incrementing.

# **Program Memory Constant Addressing using the LPM, ELPM, and SPM Instructions**

**Figure 9.** Program Memory Constant Addressing



Constant byte address is specified by the Z-register contents. The 15 MSBs select word address. For LPM, the LSB selects low byte if cleared (LSB = 0) or high byte if set (LSB = 1). For SPM, the LSB should be cleared. If ELPM is used, the RAMPZ Register is used to extend the Z-register.

# **Program Memory with Post-increment using the LPM Z+ and ELPM Z+ Instruction**

**Figure 10.** Program Memory Addressing with Post-increment



Constant byte address is specified by the Z-register contents. The 15 MSBs select word address. The LSB selects low byte if cleared (LSB = 0) or high byte if set (LSB = 1). If ELPM  $Z+$  is used, the RAMPZ Register is used to extend the Z-register.





# **Direct Program Addressing, JMP and CALL**

**Figure 11.** Direct Program Memory Addressing



Program execution continues at the address immediate in the instruction word.

# **Indirect Program Addressing, IJMP and ICALL**

**Figure 12.** Indirect Program Memory Addressing



Program execution continues at address contained by the Z-register (i.e., the PC is loaded with the contents of the Zregister).

## **Relative Program Addressing, RJMP and RCALL**

**Figure 13.** Relative Program Memory Addressing



Program execution continues at address PC + k + 1. The relative address k is from -2048 to 2047.





# **Conditional Branch Summary**



Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd, Rr  $\rightarrow$  CP Rr, Rd

# **Complete Instruction Set Summary**

# **Instruction Set Summary**









# **AVR Instruction Set**





▊





<span id="page-13-2"></span><span id="page-13-1"></span><span id="page-13-0"></span>Notes: 1. This instruction is not available in all devices. Refer to the device specific instruction set summary.

2. Not all variants of this instruction are available in all devices. Refer to the device specific instruction set summary.

3. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.

# **AVR Instruction Set**

- <span id="page-14-0"></span>4. One extra cycle must be added when accessing Internal SRAM.
- <span id="page-14-1"></span>5. Number of clock cycles for ATtiny10.



▊



# **ADC – Add with Carry**

### **Description:**

Adds two registers and the contents of the C Flag and places the result in the destination register Rd.



(i)  $Rd \leftarrow Rd + Rr + C$ 



**16-bit Opcode:**



### **Status Register (SREG) Boolean Formula:**



- H: Rd3•Rr3+Rr3•R3+R3•Rd3 Set if there was a carry from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7•Rr7•R7+Rd7•Rr7•R7 Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z: R7• R6 •R5• R4 •R3 •R2 •R1 •R0 Set if the result is \$00; cleared otherwise.
- C: Rd7•Rr7+Rr7•R7+R7•Rd7 Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.

#### **Example:**

; Add R1:R0 to R3:R2 add r2,r0 ; Add low byte adc r3, r1 ; Add with carry high byte

# **ADD – Add without Carry**

### **Description:**

Adds two registers without the C Flag and places the result in the destination register Rd.

**Program Counter:**  $PC \leftarrow PC + 1$ 





### **Status Register (SREG) and Boolean Formula:**



```
add r1,r2 ; Add r2 to r1 (r1=r1+r2)
add r28,r28 ; Add r28 to itself (r28=r28+r28)
```
**Words:** 1 (2 bytes)

**Cycles:** 1





# **ADIW – Add Immediate to Word**

#### **Description:**

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

(i)  $Rd+1:Rd \leftarrow Rd+1:Rd + K$ 



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



- S:  $N \oplus V$ , For signed tests.
- V:  $\overline{\text{Rdh7}} \cdot \text{R15}$ Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R15

Set if MSB of the result is set; cleared otherwise.

- Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.
- C:  $\overline{R15}$  Rdh7 Set if there was carry from the MSB of the result; cleared otherwise.
- R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

#### **Example:**

adiw r25:24,1 ; Add 1 to r25:r24 adiw  $ZH:ZL,63$  ; Add 63 to the Z-pointer( $r31:r30$ )

# **AND – Logical AND**

## **Description:**

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.



(i)  $Rd \leftarrow Rd \cdot Rr$ 



**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



- S: N ⊕ V, For signed tests.
- V: 0

Cleared

- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

#### **Example:**







# **ANDI – Logical AND with Immediate**

### **Description:**

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

> **Program Counter:**  $PC \leftarrow PC + 1$

#### **Operation:**

(i)  $Rd \leftarrow Rd \cdot K$ 



**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



- S: N ⊕ V, For signed tests.
- $V: 0$

Cleared

- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{\text{R7}}$   $\overline{\text{R6}}$   $\overline{\text{R5}}$   $\overline{\text{R4}}$   $\overline{\text{R3}}$   $\overline{\text{R2}}$   $\overline{\text{R1}}$   $\overline{\text{R0}}$ Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

#### **Example:**



# **ASR – Arithmetic Shift Right**

## **Description:**

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The Carry Flag can be used to round the result.



**Cycles:** 1





# **BCLR – Bit Clear in SREG**

### **Description:**

Clears a single Flag in SREG.

# **Operation:**

(i)  $SREG(s) \leftarrow 0$ 



#### **16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



- I:  $0$  if  $s = 7$ ; Unchanged otherwise.
- $T: 0$  if  $s = 6$ ; Unchanged otherwise.
- H:  $0$  if  $s = 5$ ; Unchanged otherwise.
- S:  $0$  if  $s = 4$ ; Unchanged otherwise.
- $V: 0$  if  $s = 3$ ; Unchanged otherwise.
- N:  $0$  if  $s = 2$ ; Unchanged otherwise.
- $Z: 0$  if  $s = 1$ ; Unchanged otherwise.
- C:  $0$  if  $s = 0$ ; Unchanged otherwise.

#### **Example:**



# **BLD – Bit Load from the T Flag in SREG to a Bit in Register**

## **Description:**

Copies the T Flag in the SREG (Status Register) to bit b in register Rd.

# **Operation:**

(i)  $Rd(b) \leftarrow T$ 



#### **16 bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



### **Example:**





# **BRBC – Branch if Bit in SREG is Cleared**

#### **Description:**

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is cleared. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form.

#### **Operation:**

(i) If SREG(s) = 0 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**Program Counter:**  $PC \leftarrow PC + k + 1$  $PC \leftarrow PC + 1$ , if condition is false

**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

cpi r20,5 ; Compare r20 to the value 5 brbc 1,noteq ; Branch if Zero Flag cleared ... noteq:nop ; Branch destination (do nothing)

**Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

# **BRBS – Branch if Bit in SREG is Set**

### **Description:**

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is set. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form.

#### **Operation:**

(i) If SREG(s) = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

bst r0,3 ; Load T bit with bit 3 of r0 brbs 6,bitset ; Branch T bit was set ... bitset: nop ; Branch destination (do nothing)

#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRCC – Branch if Carry Cleared**

#### **Description:**

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is cleared. This instruction branches relatively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC +  $64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

#### **Operation:**

(i) If  $C = 0$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

add r22,r23 ; Add r23 to r22 brcc nocarry ; Branch if carry cleared ... nocarry: nop  $\hspace{1cm}$ ; Branch destination (do nothing)

#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

# **BRCS – Branch if Carry Set**

## **Description:**

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is set. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

#### **Operation:**

(i) If C = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

cpi r26,\$56 ; Compare r26 with \$56 brcs carry ; Branch if carry set ... carry: nop ; Branch destination (do nothing)

#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BREAK – Break**

#### **Description:**

The BREAK instruction is used by the On-chip Debug system, and is normally not used in the application software. When the BREAK instruction is executed, the AVR CPU is set in the Stopped Mode. This gives the On-chip Debugger access to internal resources.

If any Lock bits are set, or either the JTAGEN or OCDEN Fuses are unprogrammed, the CPU will treat the BREAK instruction as a NOP and will not enter the Stopped mode.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

(i) On-chip Debug system break.



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



# **BREQ – Branch if Equal**

# **Description:**

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 1,k).

#### **Operation:**

(i) If Rd = Rr (Z = 1) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1





**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRGE – Branch if Greater or Equal (Signed)**

### **Description:**

Conditional relative branch. Tests the Signed Flag (S) and branches relatively to PC if S is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 4,k).

#### **Operation:**

(i) If Rd  $\geq$  Rr (N  $\oplus$  V = 0) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

# **BRHC – Branch if Half Carry Flag is Cleared**

## **Description:**

Conditional relative branch. Tests the Half Carry Flag (H) and branches relatively to PC if H is cleared. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 5,k).

#### **Operation:**

(i) If  $H = 0$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



**Words:** 1 (2 bytes)

- **Cycles:** 1 if condition is false
	- 2 if condition is true





# **BRHS – Branch if Half Carry Flag is Set**

#### **Description:**

Conditional relative branch. Tests the Half Carry Flag (H) and branches relatively to PC if H is set. This instruction branches relatively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC +  $64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 5,k).

#### **Operation:**

(i) If H = 1 then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 





### **Status Register (SREG) and Boolean Formula:**



**Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

# **BRID – Branch if Global Interrupt is Disabled**

### **Description:**

Conditional relative branch. Tests the Global Interrupt Flag (I) and branches relatively to PC if I is cleared. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 7,k).

#### **Operation:**

(i) If  $I = 0$  then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

brid intdis ; Branch if interrupt disabled ... intdis: nop ; Branch destination (do nothing)

**Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRIE – Branch if Global Interrupt is Enabled**

#### **Description:**

Conditional relative branch. Tests the Global Interrupt Flag (I) and branches relatively to PC if I is set. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 7,k).

#### **Operation:**

(i) If  $I = 1$  then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

 $\overline{\phantom{a}}$ 



**Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

# **BRLO – Branch if Lower (Unsigned)**

# **Description:**

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was smaller than the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

#### **Operation:**





**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRLT – Branch if Less Than (Signed)**

### **Description:**

Conditional relative branch. Tests the Signed Flag (S) and branches relatively to PC if S is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was less than the signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 4,k).

#### **Operation:**

(i) If Rd < Rr (N  $\oplus$  V = 1) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



**Example:**



**Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false
## **BRMI – Branch if Minus**

## **Description:**

Conditional relative branch. Tests the Negative Flag (N) and branches relatively to PC if N is set. This instruction branches relatively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC +  $64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 2,k).

### **Operation:**

(i) If  $N = 1$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRNE – Branch if Not Equal**

## **Description:**

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k).

## **Operation:**

(i) If  $Rd \neq Rr$  (Z = 0) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1





**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

## **BRPL – Branch if Plus**

## **Description:**

Conditional relative branch. Tests the Negative Flag (N) and branches relatively to PC if N is cleared. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 2,k).

## **Operation:**

(i) If  $N = 0$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRSH – Branch if Same or Higher (Unsigned)**

## **Description:**

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is cleared. If the instruction is executed immediately after execution of any of the instructions CP, CPI, SUB or SUBI the branch will occur if and only if the unsigned binary number represented in Rd was greater than or equal to the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - 63  $\leq$  destination  $\leq$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

## **Operation:**

(i) If Rd  $\geq$ Rr (C = 0) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**





**Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

## **BRTC – Branch if the T Flag is Cleared**

## **Description:**

Conditional relative branch. Tests the T Flag and branches relatively to PC if T is cleared. This instruction branches relatively to PC in either direction (PC - 63  $\le$  destination  $\le$  PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 6,k).

#### **Operation:**

(i) If  $T = 0$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRTS – Branch if the T Flag is Set**

### **Description:**

Conditional relative branch. Tests the T Flag and branches relatively to PC if T is set. This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 6,k).

#### **Operation:**

(i) If  $T = 1$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

## **BRVC – Branch if Overflow Cleared**

## **Description:**

Conditional relative branch. Tests the Overflow Flag (V) and branches relatively to PC if V is cleared. This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 3,k).

#### **Operation:**

(i) If  $V = 0$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false





# **BRVS – Branch if Overflow Set**

## **Description:**

Conditional relative branch. Tests the Overflow Flag (V) and branches relatively to PC if V is set. This instruction branches relatively to PC in either direction (PC -  $63 \le$  destination  $\le$  PC +  $64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 3,k).

#### **Operation:**

(i) If  $V = 1$  then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$ 



**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false

## **BSET – Bit Set in SREG**

## **Description:**

Sets a single Flag or bit in SREG.

## **Operation:**

(i)  $SREG(s) \leftarrow 1$ 



#### **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



- I:  $1$  if s = 7; Unchanged otherwise.
- $T: 1$  if  $s = 6$ ; Unchanged otherwise.
- H:  $1$  if s = 5; Unchanged otherwise.
- S:  $1$  if  $s = 4$ ; Unchanged otherwise.
- V:  $1$  if s = 3; Unchanged otherwise.
- N:  $1$  if s = 2; Unchanged otherwise.
- $Z: 1$  if  $s = 1$ ; Unchanged otherwise.
- C:  $1$  if  $s = 0$ ; Unchanged otherwise.

### **Example:**







# **BST – Bit Store from Bit in Register to T Flag in SREG**

## **Description:**

Stores bit b from Rd to the T Flag in SREG (Status Register).



```
(i) T \leftarrow Rd(b)
```


**16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



T: 0 if bit b in Rd is cleared. Set to 1 otherwise.

## **Example:**



# **CALL – Long Call to a Subroutine**

## **Description:**

Calls to a subroutine within the entire Program memory. The return address (to the instruction after the CALL) will be stored onto the Stack. (See also RCALL). The Stack Pointer uses a post-decrement scheme during CALL.

This instruction is not available in all devices. Refer to the device specific instruction set summary.



### **32-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**







# **CBI – Clear Bit in I/O Register**

## **Description:**

Clears a specified bit in an I/O Register. This instruction operates on the lower 32 I/O Registers – addresses 0-31.







**16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



### **Example:**

cbi \$12,7 ; Clear bit 7 in Port D



# **CBR – Clear Bits in Register**

## **Description:**

Clears the specified bits in register Rd. Performs the logical AND between the contents of register Rd and the complement of the constant mask K. The result will be placed in register Rd.

**Operation:**

(i)  $Rd \leftarrow Rd \bullet (\$ FF - K)$ 



**16-bit Opcode:** (see ANDI with K complemented)

### **Status Register (SREG) and Boolean Formula:**



- S: N ⊕ V, For signed tests.
- V: 0 Cleared
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.
- R (Result) equals Rd after the operation.

#### **Example:**

cbr r16,\$F0 ; Clear upper nibble of r16 cbr r18,1 ; Clear bit 0 in r18





# **CLC – Clear Carry Flag**

## **Description:**

Clears the Carry Flag (C) in SREG (Status Register).

## **Operation:**

(i)  $C \leftarrow 0$ 



## **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



C: 0

Carry Flag cleared

#### **Example:**



# **Words:** 1 (2 bytes)

**Cycles:** 1

# **CLH – Clear Half Carry Flag**

## **Description:**

Clears the Half Carry Flag (H) in SREG (Status Register).

## **Operation:**

(i)  $H \leftarrow 0$ 



#### **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



H: 0

Half Carry Flag cleared

#### **Example:**

clh ; Clear the Half Carry Flag





# **CLI – Clear Global Interrupt Flag**

### **Description:**

Clears the Global Interrupt Flag (I) in SREG (Status Register). The interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction.

### **Operation:**





**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



I: 0

 $\Box$ 

Global Interrupt Flag cleared

#### **Example:**



**Words:** 1 (2 bytes)

**Cycles:** 1

# **CLN – Clear Negative Flag**

## **Description:**

Clears the Negative Flag (N) in SREG (Status Register).

## **Operation:**

(i)  $N \leftarrow 0$ 



### **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



N: 0

## Negative Flag cleared

#### **Example:**



# **Words:** 1 (2 bytes)

**Cycles:** 1





# **CLR – Clear Register**

## **Description:**

 $\overline{\mathsf{L}}$ 

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

#### **Operation:**





**16-bit Opcode:** (see EOR Rd,Rd)



## **Status Register (SREG) and Boolean Formula:**



#### **Example:**

clr r18 ; clear r18 loop: inc r18 ; increase r18 ... cpi r18,\$50 ; Compare r18 to \$50 brne loop

# **CLS – Clear Signed Flag**

## **Description:**

Clears the Signed Flag (S) in SREG (Status Register).

## **Operation:**

(i)  $S \leftarrow 0$ 



### **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



### S: 0

## Signed Flag cleared

#### **Example:**



# **Words:** 1 (2 bytes)

**Cycles:** 1





# **CLT – Clear T Flag**

## **Description:**

Clears the T Flag in SREG (Status Register).

## **Operation:**

(i)  $T \leftarrow 0$ 





## **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



T: 0

T Flag cleared

#### **Example:**

clt ; Clear T Flag

# **CLV – Clear Overflow Flag**

## **Description:**

Clears the Overflow Flag (V) in SREG (Status Register).

## **Operation:**

(i)  $V \leftarrow 0$ 



### **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



```
V: 0
```
Overflow Flag cleared

#### **Example:**

add r2,r3 ; Add r3 to r2 clv ; Clear Overflow Flag

# **Words:** 1 (2 bytes)

**Cycles:** 1





# **CLZ – Clear Zero Flag**

## **Description:**

Clears the Zero Flag (Z) in SREG (Status Register).

## **Operation:**

(i)  $Z \leftarrow 0$ 



## **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



#### Z: 0

Zero Flag cleared

## **Example:**



# **COM – One's Complement**

## **Description:**

This instruction performs a One's Complement of register Rd.



**Cycles:** 1





# **CP – Compare**

## **Description:**

This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.





ſ



**16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



- H: Rd3 •Rr3+ Rr3 •R3 +R3• Rd3 Set if there was a borrow from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7•  $\overline{RT7}$   $\overline{R7}$  +  $\overline{Rd7}$   $\overline{R17}$   $\overline{R7}$ Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.
- C: Rd7 •Rr7+ Rr7• R7 +R7• Rd7 Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

### **Example:**

cp r4,r19 ; Compare r4 with r19 brne noteq ; Branch if r4 <> r19 ... noteq: nop ; Branch destination (do nothing)

# **CPC – Compare with Carry**

## **Description:**

This instruction performs a compare between two registers Rd and Rr and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



- H: Rd3 •Rr3+ Rr3 •R3 +R3 •Rd3 Set if there was a borrow from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7  $\overline{RT}$   $\overline{R7}$ +  $\overline{Rd7}$   $\overline{R17}$   $\overline{R7}$ Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7

Set if MSB of the result is set; cleared otherwise.

- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$  Z Previous value remains unchanged when the result is zero; cleared otherwise.
- C:  $\overline{Rd7}$  Rr7 + Rr7 R7 + R7  $\overline{Rd7}$ Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of Rd; cleared otherwise.

 R (Result) after the operation. **Example:**







# **CPI – Compare with Immediate**

## **Description:**

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.



(i) Rd - K



**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



- H: Rd3 •K3+ K3• R3+ R3 •Rd3 Set if there was a borrow from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7  $\overline{K7}$   $\overline{R7}$  +  $\overline{Rd7}$   $\overline{K7}$   $\overline{R7}$ Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{\text{R7}}$   $\overline{\text{R6}}$   $\overline{\text{R5}}$   $\overline{\text{R4}}$   $\overline{\text{R3}}$   $\overline{\text{R2}}$   $\overline{\text{R1}}$   $\overline{\text{R0}}$ Set if the result is \$00; cleared otherwise.
- C:  $\overline{Rd7}$  K7 + K7 R7 + R7  $\overline{Rd7}$ Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

#### **Example:**

cpi r19,3 ; Compare r19 with 3 brne error ; Branch if r19<>3 ... error: nop ; Branch destination (do nothing)





# **CPSE – Compare Skip if Equal**

## **Description:**

This instruction performs a compare between two registers Rd and Rr, and skips the next instruction if Rd = Rr.

## **Operation:**

(i) If Rd = Rr then PC  $\leftarrow$  PC + 2 (or 3) else PC  $\leftarrow$  PC + 1





 $PC \leftarrow PC + 1$ , Condition false - no skip  $PC \leftarrow PC + 2$ , Skip a one word instruction  $PC \leftarrow PC + 3$ , Skip a two word instruction

#### **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false (no skip)

2 if condition is true (skip is executed) and the instruction skipped is 1 word

3 if condition is true (skip is executed) and the instruction skipped is 2 words

## **DEC – Decrement**

## **Description:**

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

**Operation:** (i)  $Rd \leftarrow Rd - 1$ 

- 
- Syntax: **Operands:** Program Counter: (i) DEC Rd  $0 \le d \le 31$  PC  $\leftarrow$  PC + 1

**16-bit Opcode:**



## **Status Register and Boolean Formula:**



- S: N ⊕ V For signed tests.
- V: R7 •R6 •R5 •R4• R3• R2 •R1• R0 Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was \$80 before the operation.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{\text{R7}}$   $\overline{\text{R6}}$   $\overline{\text{R5}}$   $\overline{\text{R4}}$   $\overline{\text{R3}}$   $\overline{\text{R2}}$   $\overline{\text{R1}}$   $\overline{\text{R0}}$ Set if the result is \$00; Cleared otherwise.
- R (Result) equals Rd after the operation.

```
Example:
```

```
ldi r17,$10 ; Load constant in r17
   loop: add r1, r2 ; Add r2 to r1
         dec r17 ; Decrement r17
         brne loop ; Branch if r17<>0
         nop ; Continue (do nothing)
Words: 1 (2 bytes)
Cycles: 1
```




# **DES – Data Encryption Standard**

## **Description:**

The module is an instruction set extension to the AVR CPU, performing DES iterations. The 64-bit data block (plaintext or ciphertext) is placed in the CPU register file, registers R0-R7, where LSB of data is placed in LSB of R0 and MSB of data is placed in MSB of R7. The full 64-bit key (including parity bits) is placed in registers R8-R15, organized in the register file with LSB of key in LSB of R8 and MSB of key in MSB of R15. Executing one DES instruction performs one round in the DES algorithm. Sixteen rounds must be executed in increasing order to form the correct DES ciphertext or plaintext. Intermediate results are stored in the register file (R0-R15) after each DES instruction. The instruction's operand (K) determines which round is executed, and the half carry flag (H) determines whether encryption or decryption is performed.

The DES algorithm is described in "Specifications for the Data Encryption Standard" (Federal Information Processing Standards Publication 46). Intermediate results in this implementation differ from the standard because the initial permutation and the inverse initial permutation are performed each iteration. This does not affect the result in the final ciphertext or plaintext, but reduces execution time.

## **Operation:**



#### **16-bit Opcode:**



#### **Example:**



#### **Words:** 1

**Cycles:**  $1 (2^{(1)})$ 

<span id="page-65-0"></span>Note: 1. If the DES instruction is succeeding a non-DES instruction, an extra cycle is inserted.

# **EICALL – Extended Indirect Call to Subroutine**

## **Description:**

Indirect call of a subroutine pointed to by the Z (16 bits) Pointer Register in the Register File and the EIND Register in the I/O space. This instruction allows for indirect calls to the entire 4M (words) Program memory space. See also ICALL. The Stack Pointer uses a post-decrement scheme during EICALL.

This instruction is not available in all devices. Refer to the device specific instruction set summary.





#### **16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**









# **EIJMP – Extended Indirect Jump**

## **Description:**

Indirect jump to the address pointed to by the Z (16 bits) Pointer Register in the Register File and the EIND Register in the I/O space. This instruction allows for indirect jumps to the entire 4M (words) Program memory space. See also IJMP.

This instruction is not available in all devices. Refer to the device specific instruction set summary.





## **Status Register (SREG) and Boolean Formula:**

1001 0100 0001 1001



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 2

# **ELPM – Extended Load Program Memory**

## **Description:**

Loads one byte pointed to by the Z-register and the RAMPZ Register in the I/O space, and places this byte in the destination register Rd. This instruction features a 100% space effective constant initialization or constant data fetch. The Program memory is organized in 16-bit words while the Z-pointer is a byte address. Thus, the least significant bit of the Z-pointer selects either low byte ( $Z_{LSB} = 0$ ) or high byte ( $Z_{LSB} = 1$ ). This instruction can address the entire Program memory space. The Z-pointer Register can either be left unchanged by the operation, or it can be incremented. The incrementation applies to the entire 24-bit concatenation of the RAMPZ and Z-pointer Registers.

Devices with Self-Programming capability can use the ELPM instruction to read the Fuse and Lock bit value. Refer to the device documentation for a detailed description.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

The result of these combinations is undefined:

ELPM r30, Z+ ELPM r31, Z+

## **Operation: Comment:**









### **16 bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**





## RAMPZ:Z: Unchanged RAMPZ:Z: Post incremented

RAMPZ:Z: Unchanged, R0 implied destination register

#### **Program Counter:**





...

## **EOR – Exclusive OR**

## **Description:**

Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd.

**Operation:**

(i)  $Rd \leftarrow Rd$  ⊕ Rr



**16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



- S: N ⊕ V, For signed tests.
- V: 0 Cleared
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

### **Example:**

eor r4,r4 ; Clear r4 eor r0,r22 ; Bitwise exclusive or between r0 and r22





# **FMUL – Fractional Multiply Unsigned**

## **Description:**

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit unsigned multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMUL instruction incorporates the shift operation in the same number of cycles as MUL.

The (1.7) format is most commonly used with signed numbers, while FMUL performs an unsigned multiplication. This instruction is therefore most useful for calculating one of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. Note: the result of the FMUL operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format. The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing unsigned fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit unsigned fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.





#### **16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



C: R16

Set if bit 15 of the result before left shift is set; cleared otherwise.

Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.
# **AVR Instruction Set**

**Example:**

```
;******************************************************************************
   ;* DESCRIPTION
   ;*Signed fractional multiply of two 16-bit numbers with 32-bit result.
   ;* USAGE
   ;*r19:r18:r17:r16 = ( r23:r22 * r21:r20 ) << 1
   ;******************************************************************************
   fmuls16x16_32:
     clrr2
     fmulsr23, r21;((signed)ah * (signed)bh) << 1
     movwr19:r18, r1:r0
     fmulr22, r20;(al * bl) << 1
     adcr18, r2
     movwr17:r16, r1:r0
     fmulsur23, r20;((signed)ah * bl) << 1
     sbcr19, r2
     addr17, r0
     adcr18, r1
     adcr19, r2
     fmulsur21, r22; ((signed)bh * al) << 1
     sbcr19, r2
     addr17, r0
     adcr18, r1
     adcr19, r2
Words: 1 (2 bytes)
Cycles: 2
```




### **FMULS – Fractional Multiply Signed**

#### **Description:**

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit signed multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULS instruction incorporates the shift operation in the same number of cycles as MULS.

The multiplicand Rd and the multiplier Rr are two registers containing signed fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

Note that when multiplying 0x80 (-1) with 0x80 (-1), the result of the shift operation is 0x8000 (-1). The shift operation thus gives a two's complement overflow. This must be checked and handled by software.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

(i) R1:R0  $\leftarrow$  Rd  $\times$  Rr (signed (1.15)  $\leftarrow$  signed (1.7)  $\times$  signed (1.7))



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



C: R16

Set if bit 15 of the result before left shift is set; cleared otherwise.

Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### **Example:**

fmuls r23,r22 ; Multiply signed r23 and r22 in (1.7) format, result in (1.15) format movw r23:r22,r1:r0 ; Copy result back in r23:r22

#### **74 AVR Instruction Set**

# **AVR Instruction Set**

**Words:** 1 (2 bytes) **Cycles:** 2



 $\blacksquare$ 



### **FMULSU – Fractional Multiply Signed with Unsigned**

#### **Description:**

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit signed multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULSU instruction incorporates the shift operation in the same number of cycles as MULSU.

The (1.7) format is most commonly used with signed numbers, while FMULSU performs a multiplication with one unsigned and one signed input. This instruction is therefore most useful for calculating two of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. Note: the result of the FMULSU operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format. The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing fractional numbers where the implicit radix point lies between bit 6 and bit 7. The multiplicand Rd is a signed fractional number, and the multiplier Rr is an unsigned fractional number. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### **Operation:**

(i)  $R1:R0 \leftarrow Rd \times Rr$  (signed (1.15)  $\leftarrow$  signed (1.7)  $\times$  unsigned (1.7))



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



C: R16

Set if bit 15 of the result before left shift is set; cleared otherwise.

Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### **76 AVR Instruction Set**

# **AVR Instruction Set**

```
Example:
   ;******************************************************************************
   ;* DESCRIPTION
   ;*Signed fractional multiply of two 16-bit numbers with 32-bit result.
   ;* USAGE
   ;*r19:r18:r17:r16 = ( r23:r22 * r21:r20 ) << 1
   ;******************************************************************************
   fmuls16x16_32:
     clrr2
     fmulsr23, r21; ((signed)ah * (signed)bh) << 1
     movwr19:r18, r1:r0
     fmulr22, r20;(al * bl) << 1
     adcr18, r2
     movwr17:r16, r1:r0
     fmulsur23, r20; ((signed)ah * bl) << 1
     sbcr19, r2
     addr17, r0
     adcr18, r1
     adcr19, r2
     fmulsur21, r22; ((signed)bh * al) << 1
     sbcr19, r2
     addr17, r0
     adcr18, r1
     adcr19, r2
```

```
Words: 1 (2 bytes)
Cycles: 2
```




### **ICALL – Indirect Call to Subroutine**

#### **Description:**

Calls to a subroutine within the entire 4M (words) Program memory. The return address (to the instruction after the CALL) will be stored onto the Stack. See also RCALL. The Stack Pointer uses a post-decrement scheme during CALL.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

- (i) PC(15:0)  $\leftarrow$  Z(15:0) Devices with 16 bits PC, 128K bytes Program memory maximum.
- (ii) PC(15:0)  $\leftarrow$  Z(15:0) Devices with 22 bits PC, 8M bytes Program memory maximum.
- $PC(21:16) \leftarrow 0$



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



### **IJMP – Indirect Jump**

#### **Description:**

Indirect jump to the address pointed to by the Z (16 bits) Pointer Register in the Register File. The Z-pointer Register is 16 bits wide and allows jump within the lowest 64K words (128K bytes) section of Program memory.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

- (i) PC  $\leftarrow$  Z(15:0) Devices with 16 bits PC, 128K bytes Program memory maximum.
- (ii) PC(15:0)  $\leftarrow$  Z(15:0) Devices with 22 bits PC, 8M bytes Program memory maximum.
- $PC(21:16) \leftarrow 0$



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**







### **IN - Load an I/O Location to Register**

#### **Description:**

Loads data from the I/O Space (Ports, Timers, Configuration Registers etc.) into register Rd in the Register File.





#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



### **INC – Increment**

#### **Description:**

Adds one -1- to the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

**Operation:**  $(ii)$  Rd  $\leftarrow$  Rd + 1





**16-bit Opcode:**



#### **Status Register and Boolean Formula:**



- S: N ⊕ V For signed tests.
- V: R7  $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was \$7F before the operation.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z: R7 •R6 •R5 •R4•R3 •R2• R1• R0 Set if the result is \$00; Cleared otherwise.
- R (Result) equals Rd after the operation.

#### **Example:**







### **JMP – Jump**

#### **Description:**

Jump to an address within the entire 4M (words) Program memory. See also RJMP.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

(i)  $\mathsf{PC} \leftarrow \mathsf{k}$ 



**32-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**





### **LD – Load Indirect from Data Space to Register using Index X**

#### **Description:**

Loads one byte indirect from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash Memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the X-pointer Register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

In the ATtiny10 the LD instruction can be used to achieve the same operation as LPM since the program memory is mapped to the data memory space.

The result of these combinations is undefined:

LD r26, X+ LD r27, X+ LD r26, -X LD r27, -X

#### **Using the X-pointer:**



# **AVR Instruction Set**

**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**





▊



#### **Example**:





**Words:** 1 (2 bytes)

<span id="page-85-1"></span><span id="page-85-0"></span>Notes: 1. IF the LD instruction is accessing internal SRAM, one extra cycle is inserted.

 $\boldsymbol{2}$ 

 $1^{(1)}$  $1^{(1)}$  $1^{(1)}$ 

2. LD instruction can load data from program memory since the flash is memory mapped. Loading data from the data memory takes 1 clock cycle, and loading from the program memory takes 2 clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only 1 clock cycle to execute.

LD instruction with pre-decrement can load data from program memory since the flash is memory mapped. Loading data from the data memory takes 2 clock cycles, and loading from the program memory takes 3 clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only 1 clock cycle to execute.

### **LD (LDD) – Load Indirect from Data Space to Register using Index Y**

#### **Description:**

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash Memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

The data location is pointed to by the Y (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPY in register in the I/O area has to be changed.

The Y-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the Y-pointer Register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

In the ATtiny10 the LD instruction can be used to achieve the same operation as LPM since the program memory is mapped to the data memory space.

The result of these combinations is undefined:

LD r28, Y+ LD r29, Y+ LD r28, -Y LD r29, -Y

#### **Using the Y-pointer:**



(iv) LDD Rd, Y+q  $0 \le d \le 31, 0 \le q \le 63$  PC  $\leftarrow$  PC + 1





#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



<span id="page-87-1"></span><span id="page-87-0"></span>Notes: 1. IF the LD instruction is accessing internal SRAM, one extra cycle is inserted.

2. LD instruction can load data from program memory since the flash is memory mapped. Loading data from the data memory takes 1 clock cycle, and loading from the program memory takes 2 clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only 1 clock cycle to execute.

LD instruction with pre-decrement can load data from program memory since the flash is memory mapped. Loading data from the data memory takes 2 clock cycles, and loading from the program memory takes 3 clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only 1 clock cycle to execute.

## **LD (LDD) – Load Indirect From Data Space to Register using Index Z**

#### **Description:**

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash Memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

In the ATtiny10 the LD instruction can be used to achieve the same operation as LPM since the program memory is mapped to the data memory space.

For using the Z-pointer for table lookup in Program memory see the LPM and ELPM instructions.

The result of these combinations is undefined:



#### **Using the Z-pointer:**







#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



<span id="page-89-1"></span><span id="page-89-0"></span>Notes: 1. IF the LD instruction is accessing internal SRAM, one extra cycle is inserted.

(iii)  $2^{(1)}$  $2^{(1)}$  $2^{(1)}$  $(iv) 2<sup>(1)</sup>$  $(iv) 2<sup>(1)</sup>$  $(iv) 2<sup>(1)</sup>$ 

2. LD instruction can load data from program memory since the flash is memory mapped. Loading data from the data memory takes 1 clock cycle, and loading from the program memory takes 2 clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only 1 clock cycle to execute.

LD instruction with pre-decrement can load data from program memory since the flash is memory mapped. Loading data from the data memory takes 2 clock cycles, and loading from the program memory takes 3 clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only 1 clock cycle to execute.

### **LDI – Load Immediate**

#### **Description:**

Loads an 8 bit constant directly to register 16 to 31.

### **Operation:**

(i)  $Rd \leftarrow K$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**







### **LDS – Load Direct from Data Space**

#### **Description:**

Loads one byte from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The LDS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

(i)  $Rd \leftarrow (k)$ 



#### **32-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 2 (4 bytes)



## **LDS (16-bit) – Load Direct from Data Space**

#### **Description:**

Loads one byte from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. In some parts the Flash memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

> **Program Counter:**  $PC \leftarrow PC + 1$

A 7-bit address must be supplied. The address given in the instruction is coded to a data space address as follows:

ADDR[7:0] = (INST[8], INST[8], INST[10], INST[9], INST[3], INST[2], INST[1], INST[0])

Memory access is limited to the address range 0x40..0xbf.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

**Operation:**

(i)  $Rd \leftarrow (k)$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

#### **Cycles:** 1

Note: Registers r0..r15 are remapped to r16..r31.





### **LPM – Load Program Memory**

#### **Description:**

Loads one byte pointed to by the Z-register into the destination register Rd. This instruction features a 100% space effective constant initialization or constant data fetch. The Program memory is organized in 16-bit words while the Z-pointer is a byte address. Thus, the least significant bit of the Z-pointer selects either low byte ( $Z_{LSB}$  = 0) or high byte ( $Z_{LSB}$  = 1). This instruction can address the first 64K bytes (32K words) of Program memory. The Z-pointer Register can either be left unchanged by the operation, or it can be incremented. The incrementation does not apply to the RAMPZ Register.

Devices with Self-Programming capability can use the LPM instruction to read the Fuse and Lock bit values. Refer to the device documentation for a detailed description.

Z: Unchanged, R0 implied destination register

Z: Unchanged Z: Post incremented

**Program Counter:** 

 $PC \leftarrow PC + 1$ 

The LPM instruction is not available in all devices. Refer to the device specific instruction set summary.

The result of these combinations is undefined:

LPM r30, Z+ LPM r31, Z+

#### **Operation: Comment:**





#### **16-bit Opcode:**







#### **Example:**



# **AVR Instruction Set**

**Words:** 1 (2 bytes) **Cycles:** 3





## **LSL – Logical Shift Left**

#### **Description:**

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C Flag of the SREG. This operation effectively multiplies signed and unsigned values by two.

# **Operation:** (i) Syntax: Operands: Program Counter: (i) LSL Rd  $0 \le d \le 31$  PC  $\leftarrow$  PC + 1 **16-bit Opcode:** (see ADD Rd,Rd) ←  $C \left| \leftarrow \right|$  **b7** - - - - - - - - - - - - - - - - **b0**  $\left| \leftarrow \right. 0$ 0000 11dd dddd dddd

#### **Status Register (SREG) and Boolean Formula:**



### **LSR – Logical Shift Right**

#### **Description:**

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides an unsigned value by two. The C Flag can be used to round the result.



#### **Status Register (SREG) and Boolean Formula:**







### **MOV – Copy Register**

#### **Description:**

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr.



(i)  $Rd ← Rr$ 



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

I



### **MOVW – Copy Register Word**

#### **Description:**

This instruction makes a copy of one register pair into another register pair. The source register pair Rr+1:Rr is left unchanged, while the destination register pair Rd+1:Rd is loaded with a copy of Rr + 1:Rr.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

(i)  $Rd+1:Rd ← Rr+1:Rr$ 

Syntax: **Degram Counter:** Operands: **Program Counter:** Program Counter: (i) MOVW Rd+1:Rd,Rr+1Rrd ∈ {0,2,...,30}, r ∈ {0,2,...,30} PC ← PC + 1

#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**





### **MUL – Multiply Unsigned**

#### **Description:**

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit unsigned multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

This instruction is not available in all devices. Refer to the device specific instruction set summary.



**16-bit Opcode:**

**Operation:**

1001 11rd dddd rrrr

#### **Status Register (SREG) and Boolean Formula:**



- C: R15 Set if bit 15 of the result is set; cleared otherwise.
- Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### **Example:**

mul r5,r4 ; Multiply unsigned r5 and r4 movw r4,r0 ; Copy result back in r5:r4

### **MULS – Multiply Signed**

#### **Description:**

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit signed multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.





#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



- C: R15 Set if bit 15 of the result is set; cleared otherwise.
- Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### **Example:**

muls r21,r20 ; Multiply signed r21 and r20 movw r20,r0 ; Copy result back in r21:r20





### **MULSU – Multiply Signed with Unsigned**

#### **Description:**

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit multiplication of a signed and an unsigned number.



The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.



#### **16-bit Opcode:**

**Operation:**



#### **Status Register (SREG) and Boolean Formula:**



- C: R15 Set if bit 15 of the result is set; cleared otherwise.
- Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7• R6• R5• R4• R3• R2 •R1• R0 Set if the result is \$0000; cleared otherwise.

#### R (Result) equals R1,R0 after the operation.

#### **Example:**

```
;******************************************************************************
;* DESCRIPTION
;*Signed multiply of two 16-bit numbers with 32-bit result.
;* USAGE
;*r19:r18:r17:r16 = r23:r22 * r21:r20
;******************************************************************************
muls16x16_32:
 clrr2
 mulsr23, r21; (signed)ah * (signed)bh
```
#### **102 AVR Instruction Set**

# **AVR Instruction Set**

```
movwr19:r18, r1:r0
mulr22, r20; al * bl
movwr17:r16, r1:r0
mulsur23, r20; (signed)ah * bl
sbcr19, r2
addr17, r0
adcr18, r1
adcr19, r2
mulsur21, r22; (signed)bh * al
sbcr19, r2
addr17, r0
adcr18, r1
adcr19, r2
ret
```
**Words:** 1 (2 bytes)

**Cycles:** 2





### **NEG – Two's Complement**

#### **Description:**

Replaces the contents of register Rd with its two's complement; the value \$80 is left unchanged. **Operation:**





#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



 $H:$  R3 + Rd3 Set if there was a borrow from bit 3; cleared otherwise

- S: N ⊕ V For signed tests.
- V: R7•  $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. A two's complement overflow will occur if and only if the contents of the Register after operation (Result) is \$80.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; Cleared otherwise.
- C:  $R7 + R6 + R5 + R4 + R3 + R2 + R1 + R0$ Set if there is a borrow in the implied subtraction from zero; cleared otherwise. The C Flag will be set in all cases except when the contents of Register after operation is \$00.

R (Result) equals Rd after the operation.

#### **Example:**



### **NOP – No Operation**

#### **Description:**

This instruction performs a single cycle No Operation.



(i) No



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**





### **OR – Logical OR**

#### **Description:**

Performs the logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd.



(i)  $Rd$  ← Rd v Rr



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



- S: N ⊕ V, For signed tests.
- V: 0 Cleared
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

#### **Example:**



### **ORI – Logical OR with Immediate**

#### **Description:**

Performs the logical OR between the contents of register Rd and a constant and places the result in the destination register Rd.

#### **Operation:**





#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



- S: N ⊕ V, For signed tests.
- V: 0 Cleared

 $\lceil$ 

- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.

#### R (Result) equals Rd after the operation.

#### **Example:**

ori r16,\$F0 ; Set high nibble of r16 ori r17,1 ; Set bit 0 of r17





### **OUT – Store Register to I/O Location**

#### **Description:**

Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers etc.).







#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**


# **POP – Pop Register from Stack**

## **Description:**

This instruction loads register Rd with a byte from the STACK. The Stack Pointer is pre-incremented by 1 before the POP. This instruction is not available in all devices. Refer to the device specific instruction set summary.

## **Operation:**





**16-bit Opcode:**



# **Status Register (SREG) and Boolean Formula:**



## **Example:**



**Words:** 1 (2 bytes)





# **PUSH – Push Register on Stack**

### **Description:**

This instruction stores the contents of register Rr on the STACK. The Stack Pointer is post-decremented by 1 after the PUSH.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

# **Operation:**

(i)  $STACK \leftarrow Rr$ 



### **16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**







# **RCALL – Relative Call to Subroutine**

## **Description:**

Relative call to an address within PC - 2K + 1 and PC + 2K (words). The return address (the instruction after the RCALL) is stored onto the Stack. See also CALL. For AVR microcontrollers with Program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location. The Stack Pointer uses a post-decrement scheme during RCALL.

#### **Operation:**





#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



3, devices with 22 bit PC

#### **Example:**



**Cycles ATtiny10:** 4





# **RET – Return from Subroutine**

### **Description:**

Returns from subroutine. The return address is loaded from the STACK. The Stack Pointer uses a pre-increment scheme during RET.

#### **Operation:**

- (i) PC(15:0)  $\leftarrow$  STACK Devices with 16 bits PC, 128K bytes Program memory maximum.
- (ii)  $PC(21:0) \leftarrow STACKDevices with 22 bits PC, 8M bytes Program memory maximum.$



#### **16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 4 devices with 16-bit PC

5 devices with 22-bit PC

# **RETI – Return from Interrupt**

# **Description:**

Returns from interrupt. The return address is loaded from the STACK and the Global Interrupt Flag is set.

Note that the Status Register is not automatically stored when entering an interrupt routine, and it is not restored when returning from an interrupt routine. This must be handled by the application program. The Stack Pointer uses a pre-increment scheme during RETI.

#### **Operation:**

- (i)  $PC(15:0) \leftarrow$  STACK Devices with 16 bits PC, 128K bytes Program memory maximum.
- (ii) PC(21:0) ← STACKDevices with 22 bits PC, 8M bytes Program memory maximum.



**16-bit Opcode:**



### **Status Register (SREG) and Boolean Formula:**



 $I: 1$ 

The I Flag is set.

### **Example:**



**Words:** 1 (2 bytes)

**Cycles:** 4 devices with 16-bit PC

5 devices with 22-bit PC





# **RJMP – Relative Jump**

## **Description:**

Relative jump to an address within PC - 2K +1 and PC + 2K (words). For AVR microcontrollers with Program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location. See also JMP.

**Operation:**





**16-bit Opcode:**



## **Status Register (SREG) and Boolean Formula:**



## **Example:**

Γ



# **ROL – Rotate Left trough Carry**

# **Description:**

Shifts all bits in Rd one place to the left. The C Flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C Flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

#### **Operation:**



### **Status Register (SREG) and Boolean Formula:**









# **ROR – Rotate Right through Carry**

## **Description:**

Shifts all bits in Rd one place to the right. The C Flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C Flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multibyte unsigned values by two. The Carry Flag can be used to round the result.

#### **Operation:**



#### **Status Register (SREG) and Boolean Formula:**



brcc zeroenc2 ; Branch if carry cleared ...

```
zeroenc1: nop ; Branch destination (do nothing)
```
...

#### **116 AVR Instruction Set**

# **AVR Instruction Set**

zeroenc1: nop ; Branch destination (do nothing)

**Words:** 1 (2 bytes) **Cycles:** 1

![](_page_116_Picture_4.jpeg)

![](_page_117_Picture_0.jpeg)

# **SBC – Subtract with Carry**

## **Description:**

Subtracts two registers and subtracts with the C Flag and places the result in the destination register Rd.

**Operation:**

(i)  $Rd \leftarrow Rd - Rr - C$ 

![](_page_117_Picture_221.jpeg)

#### **16-bit Opcode:**

![](_page_117_Picture_222.jpeg)

#### **Status Register and Boolean Formula:**

![](_page_117_Picture_223.jpeg)

- H: Rd3• Rr3 + Rr3• R3 + R3 Rd3 Set if there was a borrow from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7  $\overline{RT}$   $\overline{R7}$  +  $\overline{Rd7}$   $\overline{R17}$   $\overline{R7}$ Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$  Z Previous value remains unchanged when the result is zero; cleared otherwise.
- C: Rd7 •Rr7+ Rr7 •R7 +R7 •Rd7 Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of the Rd; cleared otherwise.
- R (Result) equals Rd after the operation.

#### **Example:**

; Subtract r1:r0 from r3:r2 sub r2, r0 ; Subtract low byte sbc r3, r1 ; Subtract with carry high byte

# **SBCI – Subtract Immediate with Carry**

# **Description:**

Subtracts a constant from a register and subtracts with the C Flag and places the result in the destination register Rd.

![](_page_118_Picture_222.jpeg)

![](_page_118_Picture_223.jpeg)

![](_page_118_Picture_224.jpeg)

#### **16-bit Opcode:**

![](_page_118_Picture_225.jpeg)

#### **Status Register and Boolean Formula:**

![](_page_118_Picture_226.jpeg)

- H: Rd3• K3 + K3• R3 + R3 Rd3 Set if there was a borrow from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7 • $\overline{\text{K7}}$ • $\overline{\text{R7}}$  + $\overline{\text{Rd7}}$  • $\overline{\text{K7}}$  • $\overline{\text{R7}}$ Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$  Z Previous value remains unchanged when the result is zero; cleared otherwise.
- C:  $\overline{Rd7}$  K7 + K7 R7 + R7  $\overline{Rd7}$ Set if the absolute value of the constant plus previous carry is larger than the absolute value of Rd; cleared otherwise.
- R (Result) equals Rd after the operation.

#### **Example:**

; Subtract \$4F23 from r17:r16 subi r16, \$23 ; Subtract low byte sbci r17, \$4F ; Subtract with carry high byte

![](_page_118_Picture_21.jpeg)

![](_page_119_Picture_0.jpeg)

# **SBI – Set Bit in I/O Register**

# **Description:**

Sets a specified bit in an I/O Register. This instruction operates on the lower 32 I/O Registers – addresses 0-31.

![](_page_119_Picture_105.jpeg)

![](_page_119_Picture_106.jpeg)

![](_page_119_Picture_107.jpeg)

#### **16-bit Opcode:**

![](_page_119_Picture_108.jpeg)

## **Status Register (SREG) and Boolean Formula:**

![](_page_119_Picture_109.jpeg)

![](_page_119_Picture_110.jpeg)

![](_page_119_Picture_111.jpeg)

# **SBIC – Skip if Bit in I/O Register is Cleared**

# **Description:**

This instruction tests a single bit in an I/O Register and skips the next instruction if the bit is cleared. This instruction operates on the lower 32 I/O Registers – addresses 0-31.

#### **Operation:**

(i) If  $I/O(A,b) = 0$  then  $PC \leftarrow PC + 2$  (or 3) else  $PC \leftarrow PC + 1$ 

![](_page_120_Picture_132.jpeg)

## **16-bit Opcode:**

![](_page_120_Picture_133.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_120_Picture_134.jpeg)

![](_page_120_Picture_135.jpeg)

![](_page_120_Picture_136.jpeg)

![](_page_120_Picture_14.jpeg)

![](_page_121_Picture_0.jpeg)

# **SBIS – Skip if Bit in I/O Register is Set**

### **Description:**

This instruction tests a single bit in an I/O Register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O Registers – addresses 0-31.

#### **Operation:**

(i) If  $I/O(A,b) = 1$  then  $PC \leftarrow PC + 2$  (or 3) else  $PC \leftarrow PC + 1$ 

![](_page_121_Picture_130.jpeg)

## **16-bit Opcode:**

![](_page_121_Picture_131.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_121_Picture_132.jpeg)

![](_page_121_Picture_133.jpeg)

# **SBIW – Subtract Immediate from Word**

## **Description:**

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the Pointer Registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### **Operation:**

(i) Rd+1:Rd ← Rd+1:Rd - K

![](_page_122_Picture_188.jpeg)

#### **16-bit Opcode:**

![](_page_122_Picture_189.jpeg)

## **Status Register (SREG) and Boolean Formula:**

![](_page_122_Picture_190.jpeg)

- S: N ⊕ V, For signed tests.
- $V:$  Rdh7  $\cdot$ R15 Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R15

Set if MSB of the result is set; cleared otherwise.

- Z: R15• R14 •R13 •R12 •R11• R10• R9• R8• R7• R6 •R5• R4• R3 •R2• R1• R0 Set if the result is \$0000; cleared otherwise.
- C: R15• Rdh7

Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

#### **Example:**

sbiw r25:r24,1 ; Subtract 1 from r25:r24 sbiw YH:YL,63 ; Subtract 63 from the Y-pointer(r29:r28)

# **Words:** 1 (2 bytes)

![](_page_122_Picture_24.jpeg)

![](_page_123_Picture_0.jpeg)

# **SBR – Set Bits in Register**

## **Description:**

Sets specified bits in register Rd. Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd.

![](_page_123_Picture_170.jpeg)

![](_page_123_Picture_171.jpeg)

![](_page_123_Picture_172.jpeg)

#### **16-bit Opcode:**

![](_page_123_Picture_173.jpeg)

## **Status Register (SREG) and Boolean Formula:**

![](_page_123_Picture_174.jpeg)

- S: N ⊕ V, For signed tests.
- V: 0 Cleared

 $\lceil$ 

- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

### **Example:**

sbr r16,3 ; Set bits 0 and 1 in r16 sbr r17,\$F0 ; Set 4 MSB in r17

# **SBRC – Skip if Bit in Register is Cleared**

## **Description:**

This instruction tests a single bit in a register and skips the next instruction if the bit is cleared.

# **Operation:**

(i) If  $\text{Rr}(b) = 0$  then  $\text{PC} \leftarrow \text{PC} + 2$  (or 3) else  $\text{PC} \leftarrow \text{PC} + 1$ 

![](_page_124_Picture_127.jpeg)

 $PC \leftarrow PC + 3$ , Skip a two word instruction

#### **16-bit Opcode:**

![](_page_124_Picture_128.jpeg)

## **Status Register (SREG) and Boolean Formula:**

![](_page_124_Picture_129.jpeg)

#### **Example:**

![](_page_124_Picture_130.jpeg)

#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false (no skip)

2 if condition is true (skip is executed) and the instruction skipped is 1 word

3 if condition is true (skip is executed) and the instruction skipped is 2 words

![](_page_124_Picture_18.jpeg)

![](_page_125_Picture_0.jpeg)

# **SBRS – Skip if Bit in Register is Set**

## **Description:**

This instruction tests a single bit in a register and skips the next instruction if the bit is set.

# **Operation:**

(i) If  $\text{Rr}(b) = 1$  then  $\text{PC} \leftarrow \text{PC} + 2$  (or 3) else  $\text{PC} \leftarrow \text{PC} + 1$ 

![](_page_125_Picture_127.jpeg)

 $PC \leftarrow PC + 3$ , Skip a two word instruction

#### **16-bit Opcode:**

![](_page_125_Picture_128.jpeg)

## **Status Register (SREG) and Boolean Formula:**

![](_page_125_Picture_129.jpeg)

#### **Example:**

![](_page_125_Picture_130.jpeg)

#### **Words:** 1 (2 bytes)

**Cycles:** 1 if condition is false (no skip)

2 if condition is true (skip is executed) and the instruction skipped is 1 word

3 if condition is true (skip is executed) and the instruction skipped is 2 words

# **SEC – Set Carry Flag**

# **Description:**

Sets the Carry Flag (C) in SREG (Status Register).

# **Operation:**

(i)  $C \leftarrow 1$ 

![](_page_126_Picture_95.jpeg)

#### **16-bit Opcode:**

![](_page_126_Picture_96.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_126_Picture_97.jpeg)

## C: 1

Carry Flag set

#### **Example:**

![](_page_126_Picture_98.jpeg)

# **Words:** 1 (2 bytes)

![](_page_126_Picture_17.jpeg)

![](_page_127_Picture_0.jpeg)

# **SEH – Set Half Carry Flag**

# **Description:**

Sets the Half Carry (H) in SREG (Status Register).

# **Operation:**

 $(i)$  H  $\leftarrow$  1

![](_page_127_Picture_92.jpeg)

### **16-bit Opcode:**

![](_page_127_Picture_93.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_127_Picture_94.jpeg)

H: 1

Half Carry Flag set

#### **Example:**

seh ; Set Half Carry Flag

# **SEI – Set Global Interrupt Flag**

## **Description:**

Sets the Global Interrupt Flag (I) in SREG (Status Register). The instruction following SEI will be executed before any pending interrupts.

![](_page_128_Picture_97.jpeg)

![](_page_128_Picture_98.jpeg)

**16-bit Opcode:**

![](_page_128_Picture_99.jpeg)

## **Status Register (SREG) and Boolean Formula:**

![](_page_128_Picture_100.jpeg)

I: 1

Global Interrupt Flag set

#### **Example:**

![](_page_128_Picture_101.jpeg)

**Words:** 1 (2 bytes)

![](_page_128_Picture_16.jpeg)

![](_page_129_Picture_0.jpeg)

# **SEN – Set Negative Flag**

# **Description:**

Sets the Negative Flag (N) in SREG (Status Register).

# **Operation:**

(i)  $N \leftarrow 1$ 

![](_page_129_Picture_94.jpeg)

## **16-bit Opcode:**

![](_page_129_Picture_95.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_129_Picture_96.jpeg)

N: 1

#### Negative Flag set

#### **Example:**

![](_page_129_Picture_97.jpeg)

# **Words:** 1 (2 bytes)

# **SER – Set all Bits in Register**

# **Description:**

Loads \$FF directly to register Rd.

# **Operation:**

(i)  $Rd ← $FF$ 

![](_page_130_Picture_101.jpeg)

## **16-bit Opcode:**

![](_page_130_Picture_102.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_130_Picture_103.jpeg)

## **Example:**

![](_page_130_Picture_104.jpeg)

![](_page_130_Picture_15.jpeg)

![](_page_131_Picture_0.jpeg)

# **SES – Set Signed Flag**

# **Description:**

Sets the Signed Flag (S) in SREG (Status Register).

# **Operation:**

(i)  $S \leftarrow 1$ 

![](_page_131_Picture_95.jpeg)

# **16-bit Opcode:**

![](_page_131_Picture_96.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_131_Picture_97.jpeg)

#### S: 1

## Signed Flag set

#### **Example:**

![](_page_131_Picture_98.jpeg)

# **Words:** 1 (2 bytes)

# **SET – Set T Flag**

# **Description:**

Sets the T Flag in SREG (Status Register).

# **Operation:**

(i)  $T \leftarrow 1$ 

![](_page_132_Picture_93.jpeg)

### **16-bit Opcode:**

![](_page_132_Picture_94.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_132_Picture_95.jpeg)

T: 1

T Flag set

#### **Example:**

set ; Set T Flag

![](_page_132_Picture_16.jpeg)

![](_page_133_Picture_0.jpeg)

# **SEV – Set Overflow Flag**

# **Description:**

Sets the Overflow Flag (V) in SREG (Status Register).

# **Operation:**

(i)  $V \leftarrow 1$ 

![](_page_133_Picture_94.jpeg)

# **16-bit Opcode:**

![](_page_133_Picture_95.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_133_Picture_96.jpeg)

#### V: 1

Overflow Flag set

#### **Example:**

![](_page_133_Picture_97.jpeg)

# **Words:** 1 (2 bytes)

# **SEZ – Set Zero Flag**

# **Description:**

Sets the Zero Flag (Z) in SREG (Status Register).

# **Operation:**

(i)  $Z \leftarrow 1$ 

![](_page_134_Picture_95.jpeg)

### **16-bit Opcode:**

![](_page_134_Picture_96.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_134_Picture_97.jpeg)

#### Z: 1

#### Zero Flag set

#### **Example:**

![](_page_134_Picture_98.jpeg)

# **Words:** 1 (2 bytes)

![](_page_134_Picture_17.jpeg)

![](_page_135_Picture_0.jpeg)

# **SLEEP**

# **Description:**

This instruction sets the circuit in sleep mode defined by the MCU Control Register.

# **Operation:**

Refer to the device documentation for detailed description of SLEEP usage.

![](_page_135_Picture_86.jpeg)

#### **16-bit Opcode:**

![](_page_135_Picture_87.jpeg)

## **Status Register (SREG) and Boolean Formula:**

![](_page_135_Picture_88.jpeg)

#### **Example:**

![](_page_135_Picture_89.jpeg)

# **SPM – Store Program Memory**

## **Description:**

SPM can be used to erase a page in the Program memory, to write a page in the Program memory (that is already erased), and to set Boot Loader Lock bits. In some devices, the Program memory can be written one word at a time, in other devices an entire page can be programmed simultaneously after first filling a temporary page buffer. In all cases, the Program memory must be erased one page at a time. When erasing the Program memory, the RAMPZ and Z-register are used as page address. When writing the Program memory, the RAMPZ and Z-register are used as page or word address, and the R1:R0 register pair is used as data $^{(1)}$ . When setting the Boot Loader Lock bits, the R1:R0 register pair is used as data. Refer to the device documentation for detailed description of SPM usage. This instruction can address the entire Program memory.

The SPM instruction is not available in all devices. Refer to the device specific instruction set summary.

Note: 1. R1 determines the instruction high byte, and R0 determines the instruction low byte.

![](_page_136_Picture_173.jpeg)

#### **16-bit Opcode:**

![](_page_136_Picture_174.jpeg)

#### **Status Register (SREG) and Boolean Formula:**

![](_page_136_Picture_175.jpeg)

#### **Example:**

;This example shows SPM write of one page for devices with page write

- ;- the routine writes one page of data from RAM to Flash
- ; the first data location in RAM is pointed to by the Y-pointer
- ; the first data location in Flash is pointed to by the Z-pointer
- ;- error handling is not included
- ;- the routine must be placed inside the boot space
- (at least the do\_spm sub routine)
- ;- registers used: r0, r1, temp1, temp2, looplo, loophi, spmcrval
- ; (temp1, temp2, looplo, loophi, spmcrval must be defined by the user)
- ; storing and restoring of registers is not included in the routine
- ; register usage can be optimized at the expense of code size

.equPAGESIZEB = PAGESIZE\*2;PAGESIZEB is page size in BYTES, not words .org SMALLBOOTSTART write\_page:

![](_page_136_Picture_24.jpeg)

![](_page_137_Picture_0.jpeg)

```
;page erase
 ldispmcrval, (1<<PGERS) + (1<<SPMEN)
  calldo_spm
  ;transfer data from RAM to Flash page buffer
 ldilooplo, low(PAGESIZEB);init loop variable
  ldiloophi, high(PAGESIZEB);not required for PAGESIZEB<=256
wrloop:ldr0, Y+
  ldr1, Y+
 ldispmcrval, (1<<SPMEN)
 calldo_spm
 adiwZH:ZL, 2
 sbiwloophi:looplo, 2;use subi for PAGESIZEB<=256
 brnewrloop
  ;execute page write
 subiZL, low(PAGESIZEB);restore pointer
  sbciZH, high(PAGESIZEB);not required for PAGESIZEB<=256
 ldispmcrval, (1<<PGWRT) + (1<<SPMEN)
  calldo_spm
  ;read back and check, optional
 ldilooplo, low(PAGESIZEB);init loop variable
 ldiloophi, high(PAGESIZEB);not required for PAGESIZEB<=256
  subiYL, low(PAGESIZEB);restore pointer
 sbciYH, high(PAGESIZEB)
rdloop:lpmr0, Z+
 ldr1, Y+
 cpser0, r1
 jmperror
  sbiwloophi:looplo, 2;use subi for PAGESIZEB<=256
 brnerdloop
  ;return
 ret
do_spm:
  ;input: spmcrval determines SPM action
  ;disable interrupts if enabled, store status
 intemp2, SREG
 cli
  ;check for previous SPM complete
wait:intemp1, SPMCR
 sbrctemp1, SPMEN
 rjmpwait
  ;SPM timed sequence
 outSPMCR, spmcrval
  spm
  ;restore SREG (to enable interrupts if originally enabled)
 outSREG, temp2
```
# **AVR Instruction Set**

ret

**Words:** 1 (2 bytes) **Cycles:** depends on the operation

![](_page_138_Picture_3.jpeg)

▊

![](_page_139_Picture_0.jpeg)

# **SPM #2– Store Program Memory**

### **Description:**

SPM can be used to erase a page in the Program memory and to write a page in the Program memory (that is already erased). An entire page can be programmed simultaneously after first filling a temporary page buffer. The Program memory must be erased one page at a time. When erasing the Program memory, the RAMPZ and Z-register are used as page address. When writing the Program memory, the RAMPZ and Z-register are used as page or word address, and the R1:R0 register pair is used as data $<sup>(1)</sup>$  $<sup>(1)</sup>$  $<sup>(1)</sup>$ .</sup>

Refer to the device documentation for detailed description of SPM usage. This instruction can address the entire Program memory.

<span id="page-139-0"></span>![](_page_139_Picture_148.jpeg)

![](_page_139_Picture_149.jpeg)

![](_page_139_Picture_150.jpeg)

### **16-bit Opcode:**

![](_page_139_Picture_151.jpeg)

#### **Status Register (SREG) and Boolean Formula:**

![](_page_139_Picture_152.jpeg)

## **Example:**

TBD **Words:** 1 (2 bytes) **Cycles:** depends on the operation

# **ST – Store Indirect From Register to Data Space using Index X**

# **Description:**

Stores one byte indirect from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the X-pointer Register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/ decrement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

The result of these combinations is undefined:

ST X+, r26 ST X+, r27 ST -X, r26 ST -X, r27

#### **Using the X-pointer:**

![](_page_140_Picture_171.jpeg)

![](_page_140_Picture_172.jpeg)

![](_page_140_Picture_173.jpeg)

#### **16-bit Opcode :**

(i) ST X, Rr  $0 \le r \le 31$ (ii)  $ST X + Rr$   $0 \le r \le 31$ (iii) ST -X, Rr  $0 \le r \le 31$ 

![](_page_140_Picture_174.jpeg)

### **Status Register (SREG) and Boolean Formula:**

![](_page_140_Picture_175.jpeg)

![](_page_140_Picture_17.jpeg)

![](_page_141_Picture_0.jpeg)

## **Example:**

![](_page_141_Picture_73.jpeg)

# **Words:** 1 (2 bytes)

![](_page_141_Picture_74.jpeg)

# **ST (STD) – Store Indirect From Register to Data Space using Index Y**

# **Description:**

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the Y (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPY in register in the I/O area has to be changed.

The Y-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the Y-pointer Register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/ decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

The result of these combinations is undefined:

ST Y+, r28 ST Y+, r29 ST -Y, r28 ST -Y, r29

### **Using the Y-pointer:**

![](_page_142_Picture_191.jpeg)

(i)  $(Y) \leftarrow Rr$ (ii)  $(Y) \leftarrow Rr$   $Y \leftarrow Y+1$ (iii)  $Y \leftarrow Y$  - 1 (Y)  $\leftarrow$  Rr Y: Pre decremented

![](_page_142_Picture_192.jpeg)

![](_page_142_Picture_193.jpeg)

#### **16-bit Opcode:**

![](_page_142_Picture_194.jpeg)

### Comment:

![](_page_142_Picture_195.jpeg)

#### **Program Counter:**

![](_page_142_Picture_196.jpeg)

![](_page_142_Picture_20.jpeg)

![](_page_143_Picture_0.jpeg)

# **Status Register (SREG) and Boolean Formula:**

![](_page_143_Picture_89.jpeg)

![](_page_143_Picture_90.jpeg)

![](_page_143_Picture_91.jpeg)
# <span id="page-144-0"></span>**ST (STD) – Store Indirect From Register to Data Space using Index Z**

### **Description:**

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.

The result of these combinations is undefined:

ST Z+, r30 ST Z+, r31 ST -Z, r30 ST -Z, r31

#### **Using the Z-pointer:**







#### **16-bit Opcode :**



### **Status Register (SREG) and Boolean Formula:**



#### **Example:**





# **STS – Store Direct to Data Space**

### **Description:**

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### **Operation:**

(i)  $(k) \leftarrow Rr$ 



#### **32-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



#### **Example:**

lds r2,\$FF00 ; Load r2 with the contents of data space location \$FF00 add r2, r1 ; add r1 to r2 sts \$FF00,r2 ; Write back

#### **Words:** 2 (4 bytes)

**Cycles:** 2





# <span id="page-147-0"></span>**STS (16-bit) – Store Direct to Data Space**

#### **Description:**

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash memory has been mapped to the data space and can be written using this command. The EEPROM has a separate address space.

> **Program Counter:**  $PC \leftarrow PC + 1$

A 7-bit address must be supplied. The address given in the instruction is coded to a data space address as follows:

ADDR[7:0] = (INST[8], INST[8], INST[10], INST[9], INST[3], INST[2], INST[1], INST[0] )

Memory access is limited to the address range 0x40...0xbf of the data segment.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

**Operation:**

(i)  $(k) \leftarrow \mathsf{Rr}$ 



**16-bit Opcode:**



#### **Status Register (SREG) and Boolean Formula:**



**Example:**



#### **Words:** 1 (2 bytes)

**Cycles:** 1

Note: Registers r0..r15 are remaped to r16..r31

# **SUB – Subtract without Carry**

### **Description:**

Subtracts two registers and places the result in the destination register Rd.



- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.
- C: Rd7• Rr7 +Rr7 •R7 +R7• Rd7 Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.
- R (Result) equals Rd after the operation.

#### **Example:**







### **SUBI – Subtract Immediate**

#### **Description:**

Subtracts a register and a constant and places the result in the destination register Rd. This instruction is working on Register R16 to R31 and is very well suited for operations on the X, Y and Z-pointers.



**16-bit Opcode:**

**Operation:**



#### **Status Register and Boolean Formula:**



- H: Rd3• K3+K3 R3 + R3  $\overline{\text{Rd3}}$ Set if there was a borrow from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7•  $\overline{\text{K7}}$   $\overline{\text{R7}}$  +  $\overline{\text{Rd7}}$   $\overline{\text{K7}}$   $\overline{\text{R7}}$ Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.
- C:  $\overline{Rd7}$  K7 +K7 •R7 +R7•  $\overline{Rd7}$ Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rd after the operation.

#### **Example:**

subi r22,\$11 ; Subtract \$11 from r22 brne noteq ; Branch if r22<>\$11 ... noteq: nop ; Branch destination (do nothing)

# **SWAP – Swap Nibbles**

### **Description:**

Swaps high and low nibbles in a register.

### **Operation:**





#### **16-bit Opcode:**



#### **Status Register and Boolean Formula:**



#### R (Result) equals Rd after the operation.

#### **Example:**



# **Words:** 1 (2 bytes)

**Cycles:** 1





# **TST – Test for Zero or Minus**

#### **Description:**

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.







**16-bit Opcode:** (see AND Rd, Rd)



#### **Status Register and Boolean Formula:**



- S: N ⊕ V, For signed tests.
- V: 0 Cleared
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z:  $\overline{R7}$   $\overline{R6}$   $\overline{R5}$   $\overline{R4}$   $\overline{R3}$   $\overline{R2}$   $\overline{R1}$   $\overline{R0}$ Set if the result is \$00; cleared otherwise.

#### R (Result) equals Rd.

#### **Example:**

tst r0 ; Test r0 breq zero ; Branch if r0=0 ... zero: nop ; Branch destination (do nothing)

### **WDR – Watchdog Reset**

#### **Description:**

This instruction resets the Watchdog Timer. This instruction must be executed within a limited time given by the WD prescaler. See the Watchdog Timer hardware specification.

#### **Operation:**





**16-bit Opcode:**



#### **Status Register and Boolean Formula:**



#### **Example:**

wdr ; Reset watchdog timer





# **Datasheet Revision History**

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section is referred to the document revision.

### **Rev.0856H – 04/09**

1. Updated ["Complete Instruction Set Summary" on page 11](#page-10-0):

Updated number of clock cycles column to include ATtiny10.

2. Updated sections for ATtiny10 compatibility:

["CBI – Clear Bit in I/O Register" on page 48](#page-47-0)

["LD – Load Indirect from Data Space to Register using Index X" on page 84](#page-83-0)

["LD \(LDD\) – Load Indirect from Data Space to Register using Index Y" on page 87](#page-86-0)

["LD \(LDD\) – Load Indirect From Data Space to Register using Index Z" on page 89](#page-88-0)

["RCALL – Relative Call to Subroutine" on page 111](#page-110-0)

["SBI – Set Bit in I/O Register" on page 120](#page-119-0)

["ST – Store Indirect From Register to Data Space using Index X" on page 141](#page-140-0)

["ST \(STD\) – Store Indirect From Register to Data Space using Index Y" on page 143](#page-142-0)

- ["ST \(STD\) Store Indirect From Register to Data Space using Index Z" on page 145](#page-144-0)
- 3. Added sections for ATtiny10 compatibility:

["LDS \(16-bit\) – Load Direct from Data Space" on page 93](#page-92-0)

["STS \(16-bit\) – Store Direct to Data Space" on page 148](#page-147-0)

### **Rev.0856G – 07/08**

- 1. Inserted "Datasheet Revision History"
- 2. Updated "Cycles XMEGA" for ST, by removing (iv).
- 3. Updated "SPM #2" opcodes.

### **Rev.0856F – 05/08**

1. This revision is based on the AVR Instruction Set 0856E-AVR-11/05

Changes done compared to AVR Instruction Set 0856E-AVR-11/05:

- Updated "Complete Instruction Set Summary" with DES and SPM #2.
- Updated AVR Instruction Set with XMEGA Clock cycles and Instruction Description.



#### **Headquarters International**

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

*Atmel Asia* Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369

*Atmel Europe* Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### *Atmel Japan*

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

*Web Site* www.atmel.com

*Technical Support* avr@atmel.com

*Sales Contact* www.atmel.com/contacts

*Literature Requests* www.atmel.com/literature

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY** WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR<br>PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, C **TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.