




Example 1: design these decoders using logic gates

- DEC 2:4
- DEC 2:4, active low with active low enable



$$d_0 = M_0 = \overline{a_1} \cdot \overline{a_0}$$





$$d_0 = \overline{M_0} = \overline{\overline{a_1} \cdot \overline{a_0}}$$

$$d_0 = \overline{\overline{e}} \cdot \overline{\overline{a_1} \cdot \overline{a_0}} = e + a_1 + a_0$$

$$d_0 = M_0 = a_1 + a_0$$



$$d_0 = e + a_1 + a_0$$



Example 2: $f(x, y, z) = \sum(2, 3, 6, 7) = \prod(0, 1, 4, 5)$

Design f using a DEC 3:8 (active-high output) and an OR gate

Design f using a DEC 3:8 (active-low output) and an AND gate.




Example 3: $f(x, y, z) = \sum(2, 3, 6, 7) = \prod(0, 1, 4, 5)$

a) Design f using a DEC 3:8 (active-low output) and a NAND gate


b) Design f using a DEC 3:8 (active-high output) and a NOR gate.

$$\text{AND - OR} \equiv \text{NAND - NAND}$$



$$\text{OR - AND} \quad \text{n1}$$

$$\text{NOR - NOR}$$



$$f(x, y, z) = \sum(1, 3, 5, 7)$$

Example 4

- a) Design a MUX 8:1
- b) Design a MUX 4:1 with an active-low enable input

$$z = \overline{s_1} \overline{s_0} d_0 + \cancel{\overline{s_1} s_0 d_1} + \cancel{s_1 \overline{s_0} d_2} + \cancel{s_1 s_0 d_3}$$

$$s_1, s_0 = 0, 0 \rightarrow z = d_0$$

$$z = (m_0 d_0 + m_1 d_1 + m_2 d_2 + m_3 d_3) \bar{e} =$$


a) $z =$

$$\bar{e} m_0 d_0 + \bar{e} m_1 d_1 + \bar{e} m_2 d_2 + \bar{e} m_3 d_3$$

$$z = m_0 d_0 + m_1 d_1 + \dots + m_7 d_7 =$$

$$= \bar{s}_2 \bar{s}_1 \bar{s}_0 d_0 + \bar{s}_2 \bar{s}_1 s_0 d_1 + \bar{s}_2 s_1 \bar{s}_0 d_2 + \dots + s_2 s_1 s_0 d_7$$

8 data inputs
3 selection inputs.




Example 5

Design $f(x, y, z) = \sum(2, 3, 6, 7)$ with MUX 8:1

$x \backslash y$	00	01	11	10
0	0	1	1	0
1	0	1	1	0

↓

$$f(0, 0, 0) = 0$$



$$f(x, y, z)$$




LUT

Example 6


Design f(w, x, y, z) = $\sum(0, 1, 2, 6, 7, 8, 12, 14, 15)$

a) with MUX 8:1

b) with MUX 4:1



$$f(6,0,0,z) = 1$$



$$f_0(z) = f(0, 0, 0, z)$$

$$f_1(z) = f(0,0,1,z)$$


$$f_2(z) = f(1, 1, 0, z)$$

$$f_0 = 1; \quad f_1 = \bar{z}$$

$$f_2 = 0 \text{ ; } f_3 = 1$$

$$f_4 = \bar{z}; f_5 = 0$$

$$f_6 = \bar{z} ; f_7 = 1$$




$$f(0,0,0,0)$$

$$f_0(y=0, z=0)$$

$$f(w=0, x=0)$$

$$f(0,0,y,z)$$



Example 7

Design the following encoders using K-maps:





a) 4-bit binary encoder

b) 4-bit Gray encoder

Add an enable input signal after completing the design.

a)

d_3d_2	00	01	11	10
d_3d_0	--	10	--	11
00	--	00	--	--
01	00	--	--	--
11	--	--	--	--
10	01	--	--	--



$$q_1 = d_2 + d_3 \quad (2)$$

$$q_1 = \overline{d}_1 \overline{d}_0 \quad (2+2)$$

$$q_0 = d_3 + d_1 \quad (2)$$

$$q_0 = \overline{d}_2 \overline{d}_0 \quad (2+2)$$



n	bin	Gray
0	00	00
1	01	01
2	10	11
3	11	10

$$a_0 = d_2 + d_1$$

$$a_1 = d_2 + d_3$$

b)





d_3d_2	00	01	11	10
d_3d_0	--	11	--	10
00	--	00	--	--
01	00	--	--	--
11	--	--	--	--
10	01	--	--	--



Example 8

We need to design an interface module for an old teletype system in order to connect it to a standard serial computer port. The teletype generates 7-bit ASCII character codes while our computer can only receive 8-bit words (bytes) that must have even parity.

- Design a module that reads 7-bit words through a 'tt_in' input signal and generates 8-bit words with leading even parity bit in output signal 'pdata' (bit 7 in pdata is the parity bit and the rest of the bits are copied from tt_in)
- Add a control signal 'p' to the system to select the parity of the generated output so that the output will be even when $p=0$ and odd when $p=1$.






$$x \oplus y = \bar{x}y + x\bar{y}$$

$$(a \oplus b) \oplus c = a \oplus (b \oplus c)$$

$$a \oplus b \oplus c$$



$$x \oplus y = \bar{x}y + x\bar{y}$$



Example 9

Two experiments are carried out in two rooms A and B. It is important to know the maximum temperature achieved in both rooms. Temperature sensors provide digital reading of the temperature through 4-bit signals 'ta' and 'tb' that range from 0 to 9. We need a circuit that displays the temperature achieved in the room with the highest temperature.



- Design a digital circuit using standard combinational subsystems that generates the 7-segment code 'sseg' for the temperature in the room with the highest temperature.
- Add two additional output to the system 'la' and 'lb' to control two LEDs. 'la' should be '1' when $ta \geq tb$, and 'lb' should be '1' when $tb \geq ta$.



compare $ta, tb \rightarrow$ comparator

select ta or $tb \rightarrow$ multiplexer

convert from n.binary to 7s. \rightarrow bin/7s converter



$$la = g + e$$

$$lb = e + l$$


Example 10

Add a control signal 'mode' to the circuit in the previous example so that:


- When mode=0, the temperature shown and the active LED correspond to the maximum (as in the previous example).

- When mode=1, the temperature shown and the active LED corresponds to the minimum.


In both cases, both LEDs should be on when the temperatures in A and B are the same.





mode = 0 / mode = 1




I)



II)





III)



Example 11

A computation system receives BCD digits through an input 'x' of 5 bits, where the most significant bit is an even parity bit.

- Design a circuit that tests the parity of the input number and displays the number in a 7-segment display. An error output 'e' will be activated when the parity is not correct or the input number is not a BCD digit.
- Modify the design so that when there is an error, the display shows the symbol corresponding to number 14 ($1110_{(2)} = E_{(16)}$).



\Rightarrow parity detector
 $x[3:0] > 9 \Rightarrow$ error
 OR
 parity of x is odd

x	sseg	e
10111	7	0
01001	9	0
10011	8	1
11101	D	1
	X	
	BCD	

b) $x = 11101 \Rightarrow e = 1, E \quad 14_{(10)} = E_{(16)}$

sseg : if $x[3:0] > 9 \Rightarrow$ convert 14
 else → convert $x[3:0]$

selection = MUX !

