


// Declaración módulo tipo A,B,C,D

```
module type1 #(parameter width = 8, initialValue = 0)
  (input wire [width-1:0] IN, input wire w, ck,
   output reg [width-1:0] OUT);
  always @ (posedge ck)
    if (w == 1)
      OUT <- IN;
endmodule
```



// Declaración módulo tipo MUX

```
module type2 #(parameter width = 8)
  (input wire [width-1:0] IN0, IN1, IN2, IN3, input wire S;
   output reg [width-1:0] OUT);
  always @ (*)
    case ( { S1, S0 } )
      2'h0 : OUT = IN0;
      2'h1 : OUT = IN1;
      2'h2 : OUT = IN2;
      2'h3 : OUT = IN3;
    endcase
endmodule
```

// Declaración del dec

```
module type3 (input wire d1, d0, EN, output reg [3:0] out);
  always @ (d1, d0, EN) begin
    if (EN == 1)
      out = 0;
  end
```

else begin

case ({d1, d0})

2'h0 : out = 4'b 0001;

2'h1 : out = 4'b 0010;

2'h2 : out = 4'b 0100;

2'h3 : out = 4'b 1000;

endcase

end

end

endmodule

// declaration de la variable de data

module unidd_data # (parameter width = 4)

ck

(input wire s1, s0, d1, d0, EN);

wire [3:0] w;
wire [width-1:0] out [3:0]; wire ~~reg~~ MUX_OUT;

type1 (width, 0) A (MUX_OUT, w[0], ck, out[0]);

type1 (width, 0) B (MUX_OUT, w[1], ck, out[1]);

type1 " C " w[2] " out[2];

type1 " D (" w[3] " out[3];

type2 (width) m1MUX (out[0], out[1], out[2], out[3], s1, s0, MUX_OUT);

type3 m1DEC (d1, d0, EN, w);

endmodule