

---

# Digital Circuits I

DAPA  
E.T.S.I. Informática  
Universidad de Sevilla  
10/2012

Jorge Juan <jjchico@dte.us.es> 2010, 2011, 2012

You are free to copy, distribute and communicate this work publicly and make derivative work provided you cite the source and respect the conditions of the Attribution-Share alike license from Creative Commons.

You can read the complete license at:

<http://creativecommons.org/licenses/by-sa/3.0>



---


*Departamento de Tecnología Electrónica - Universidad de Sevilla*

## Contents

---

- Logic functions
  - Logic operators
  - Logic expressions
  - Canonical forms
  - Design approach
- Boolean algebra
- Expression minimization
- Don't cares
- Functional analysis
- Timing analysis

# Logic functions



## Verbal specification


Output a "1" if two or more inputs are equal to "1". Output "0" otherwise.

Formal specification  
(truth table)

a	b	c	z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

- Truth table: formal specification. Output value for every input combination ( $n$  inputs:  $2^n$  input values).
- Combinational (digital) circuits implement logic functions.

## Two-input logic functions



x	y	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	F <sub>4</sub>	F <sub>5</sub>	F <sub>6</sub>	F <sub>7</sub>	F <sub>8</sub>	F <sub>9</sub>	F <sub>10</sub>	F <sub>11</sub>	F <sub>12</sub>	F <sub>13</sub>	F <sub>14</sub>	F <sub>15</sub>
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	1	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

AND                    XOR                    OR                    NOR                    XNOR                    NAND


In general, there are  $2^{(2^n)}$  functions of  $n$  variables

# Logic operators and corresponding gates

NOT

x	z
0	1
1	0

$$z = \bar{x}$$



AND

x y	z
0 0	0
0 1	0
1 0	0
1 1	1

$$z = x \cdot y$$



OR

x y	z
0 0	0
0 1	1
1 0	1
1 1	1

$$z = x + y$$




# Logic operators and corresponding gates

NAND

x y	z
0 0	1
0 1	1
1 0	1
1 1	0

$$z = \overline{x \cdot y}$$



NOR

x y	z
0 0	1
0 1	0
1 0	0
1 1	0

$$z = \overline{x + y}$$



XOR

x y	z
0 0	0
0 1	1
1 0	1
1 1	0

$$z = x \oplus y = \overline{x}y + x\overline{y}$$




XNOR

x y	z
0 0	1
0 1	0
1 0	0
1 1	1

$$z = \overline{x \oplus y} = \overline{x}\overline{y} + xy$$



# Logic expressions



An expression for a function can always be obtained by combining the NOT, AND and OR operators.

Method:

1. For every "1" of the function, build a product term that is "1" for that input combination only.
2. Sum (OR) all the terms.


The resulting expression is a sum-of-products (S-O-P)  
Terms containing all the literals are "**minterms**".

The sum-of-minterms is known as "**canonical form of minterms**"

a	b	c	z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$z = \bar{a} \bar{b} c + a \bar{b} c + a b \bar{c} + a b c$$

# Logic expressions



An expression for a function can always be obtained by combining the NOT, AND and OR operators.

Method:

1. For every "0" of the function, build a sum term that is "0" for that input combination only.
2. Multiply (AND) all the terms.

The resulting expression is a product-of-sums (P-O-S)  
Terms containing all the literals are "**maxterms**".

The sum-of-maxterms is known as "**canonical form of maxterms**"

a	b	c	z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$z = (a+b+c) \cdot (a+b+\bar{c}) \cdot (a+\bar{b}+c) \cdot (\bar{a}+b+c)$$

# Canonical form notation

a b c	minterms	m-notat.
0 0 0	$\bar{a} \bar{b} \bar{c}$	m0
0 0 1	$\bar{a} \bar{b} c$	m1
0 1 0	$\bar{a} b \bar{c}$	m2
0 1 1	$\bar{a} b c$	m3
1 0 0	$a \bar{b} \bar{c}$	m4
1 0 1	$a \bar{b} c$	m5
1 1 0	$a b \bar{c}$	m6
1 1 1	$a b c$	m7

$$z = \bar{a}bc + a\bar{b}\bar{c} + ab\bar{c} + abc$$

$$z = m3 + m5 + m6 + m7$$

$$z = \Sigma(3,5,6,7)$$

minterm: input combination for which the function is "1"

a b c	maxterm	M-notation
0 0 0	$a+b+c$	M0
0 0 1	$a+b+\bar{c}$	M1
0 1 0	$a+\bar{b}+c$	M2
0 1 1	$a+\bar{b}+\bar{c}$	M3
1 0 0	$\bar{a}+b+c$	M4
1 0 1	$\bar{a}+b+\bar{c}$	M5
1 1 0	$\bar{a}+\bar{b}+c$	M6
1 1 1	$\bar{a}+\bar{b}+\bar{c}$	M7


$$z = (a+b+c)(a+b+\bar{c})(a+\bar{b}+c)(\bar{a}+b+c)$$

$$z = M0 M1 M2 M4$$

$$z = \Pi(0,1,2,4)$$

maxterm: input combination for which the function is "0"

## Logic design approach



S-O-P can be directly mapped to a digital circuits using three basic gates:  
 - Inverters (complements)  
 - AND (products)  
 - OR (sum)

¿Is the result minimum?


# Contents

- Logic functions
- **Boolean algebra**
- **Expression minimization**
- Don't cares
- Functional analysis
- Timing analysis

## Boolean algebra

- {NOT, AND, OR} operators are a "Boolean algebra"

Elementary	$x+0 = x$ $x+1 = 1$ $x+x = x$ $\underline{x+\bar{x}} = 1$ $(\bar{x}) = x$	$x \cdot 1 = x$ $x \cdot 0 = 0$ $x \cdot x = x$ $x \cdot \bar{x} = 0$
Commutativity	$x+y = y+x$	$x \cdot y = y \cdot x$
Associativity	$(x+y)+z = x+(y+z)$	$(x \cdot y) \cdot z = x \cdot (y \cdot z)$
Distributivity	$x \cdot (y+z) = (x \cdot y)+(x \cdot z)$	$x+(y \cdot z) = (x+y) \cdot (x+z)$
<b>Reduction</b>	$(x \cdot y)+(x \cdot \bar{y}) = x$	$(x+y) \cdot (x+\bar{y}) = x$
De Morgan's	$\overline{(x+y+\dots)} = \bar{x} \cdot \bar{y} \cdot \dots$	$\overline{(x \cdot y \cdot \dots)} = \bar{x} + \bar{y} + \dots$



George Boole (1815-1864)

**Duality:** if an expression holds, the expression that results from interchanging + with · and 0 with 1 also holds.

# Boolean algebra

- Precedence of  $\cdot$  over  $+$ 
  - $x+(y \cdot z) = x+y \cdot z$
- " $\cdot$ " can be omitted
  - $x+y \cdot z = x+yz$

## Minimization

$$xy + x\bar{y} = x$$

"x" can be any expression

$$z = \bar{a} b c + a \bar{b} c + a b \bar{c} + a b c \longrightarrow 0\text{-term}$$
$$z = b c + a c + a b \longrightarrow 1\text{-term}$$

One term can be used more than once (we cannot simplify one term at a time).


### Implicant of a function

- Product term that can be part of a S-O-P expression of a function
- Product term that "covers" some minterms of a function

# Minimization summary

- Karnaugh maps (manual)
  - Tedium and error-prone for 5 or 6-input functions. Unfeasible for  $>6$ .
- Quine-McCluskey
  - Not feasible for a large number of inputs.
  - Computational time increases exponentially with n. of inputs (32 inputs  $\rightarrow \sim 10^{15}$  prime implicants)
- Alternative: Heuristic logic minimizers
- Implemented in logic synthesis tools

## Manual design process (summary)



# Design example

---

Design a combinational circuit with four inputs ( $x_3, x_2, x_1, x_0$ ) that represent the bits of a BCD digit X, and two outputs ( $c_1, c_0$ ) that represents the bits of a magnitude C, where C is the quotient of the division  $X/3$ .

E.g. if  $X=7 \rightarrow C=2$ , that is,  $(x_3, x_2, x_1, x_0) = (0, 1, 1, 1) \rightarrow (c_1, c_0) = (1, 0)$


Design the circuit using a minimum two-level structure of only NAND gates.

## Contents

---

- Logic functions
- Boolean algebra
- Expression minimization
- Don't cares
- **Functional analysis**
- **Timing analysis**



# Functional analysis



- Method. Starting at primary inputs:

- For each gate with known inputs, calculate the equation at the gate's output.
- Repeat until the equations of all circuit outputs are known.
- Convert to a more useful representation: truth table, K-map, ...
- Give a verbal description of the operation (if possible).

# Timing analysis



Method:

- For every gate: equations of the output as a function of the inputs.
- Substitute constant input values (DO NOT SUBSTITUTE ANYTHING ELSE)
- Draw node curves from primary inputs to the outputs. Delay every output transition by the gate's delay time (simple model: same delay for every gate:  $\Delta$ )