




Introducción a lowRISC

Manuel J. Bellido Díaz

Febrero de 2017





Introducción a lowRISC

- www.lowrisc.org :
 - ♦ *“A fully open-sourced, Linux-capable, System-on-a-Chip”*
- Completamente abierto: Basado en la arquitectura **RISC V 64 bits**
 - ♦ Otras características: seguridad, flexibilidad, ...
- Hasta ahora: varios tutoriales
 - ♦ Versión **“thetered”**, **“unthetered”** y **con soporte para debug**
- Quienes fundan el proyecto:
 - ♦ Universidad de cambridge: provienen de proyecto Raspberri Py
- Presentación de lowRISC en ORCONF2016 (octubre 2016):
 - ♦ <http://orconf.org/2016/>
 - ♦ <https://youtu.be/52QucTks68Y>



Introducción a RISC-V (Risc five)

“RISC-V (pronounced "risk-five") is a new **instruction set architecture** (ISA) that was originally designed to support computer architecture **research and education** and is now set **to become a standard open architecture** for industry implementations under the governance of the RISC-V Foundation.


RISC-V was originally developed in the Computer Science Division of the EECS Department at the University of California, Berkeley.”

■ *¿Porque desarrollar un nuevo ISA, porque abierto y cual es el objetivo a medio plazo?*

- En lo que sigue emplearemos transparencias de los workshops de RISC-V: <http://riscv.org/workshops/>



RESUMEN DE LAS PRESENTACIONES DE INTRODUCCIÓN A RISC-V EN LOS WORKSHOPS Y EVENTOS PRESENTADOS





ISAs don't matter

Most of the performance and energy running software on a computer is due to:

- Algorithms
- Application code
- Compiler
- OS/Runtimes
- ISA (Instruction Set Architecture)
- Microarchitecture (core + memory hierarchy)
- Circuit design
- Physical design
- Fabrication process

In a *system*, there's also displays, radios, DC/DC converters, sensors, actuators, ...

ISAs do matter

- Most important interface in computer system
- Large cost to port and tune all ISA-dependent parts of a modern software stack
- Large cost to recompile/port/QA all supposedly ISA-independent parts of stack
- Proprietary closed-source, don't have code
- Bit rot, lose ability to compile own source code
- Lost your own source code

- Most of the cost of developing a new chip is developing software for it
- Most big new chips have several ISAs...

So...

If choice of ISA doesn't have much impact on system energy/performance,
and it costs a lot to use different ones

Why isn't there a free, open standard ISA that everyone can use for everything?



Open Software/Standards Work!

| <i>Field</i> | <i>Standard</i> | <i>Free, Open Impl.</i> | <i>Proprietary Impl.</i> |
|--------------|------------------|-------------------------|--------------------------|
| Networking | Ethernet, TCP/IP | Many | Many |
| OS | Posix | Linux, FreeBSD | M/S Windows |
| Compilers | C | gcc, LLVM | Intel icc, ARMcc |
| Databases | SQL | MySQL, PostgreSQL | Oracle 12C, M/S DB2 |
| Graphics | OpenGL | Mesa3D | M/S DirectX |
| Architecture | -- | -- | x86, ARM |

- Why not successful free & open standards and free & open implementations, like other fields?



ISAs Should Be Free and Open

- ISAs proprietary for historical business reasons, no good reason for the lack of free, open ISAs:
- Not an error of omission by ISA owners
- Nor because owners do most software development
- Nor are most popular ISAs, wonderful ISAs
- Nor are companies great stewards of an ISA
- Nor can only owners verify ISA compatibility
- Not as if buying ISA protects you from patent lawsuits
- Finally, proprietary ISAs are not guaranteed to last, and many actually disappear



RISC-V Background

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, time to look at ISA for next set of projects
- Obvious choices: x86 and ARM
- x86 impossible – too complex, IP issues
 - 1300 instructions, x86 ISA manual 2900 pages, instruction length 1 to 15 bytes, ...
- ARM mostly impossible - baroque, IP issues
 - 400 instructions, ARMv7 ISA manual 2700 pages
- So we started “3-month project” in summer 2010 to develop our own clean-slate ISA
- Four years later, we released frozen base user spec
 - But also many tape outs and several research publications



What is RISC-V?

- A new free and open ISA developed at UC Berkeley starting in 2010 (ParLab and ASPIRE)
 - Free as in “beer”, and free as in “speech”
- Designed for
 - research
 - education
 - commercial use
- Not just a free ISA, we also think it’s a good ISA



What's Different about RISC-V?

- *Simple*
 - Far smaller than other commercial ISAs
- *Clean-slate design*
 - Clear separation between user and privileged ISA
 - Avoids μ architecture or technology-dependent features
- *A modular ISA*
 - Small standard base ISA
 - Multiple standard extensions
- Designed for *extensibility/specialization*
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- *Stable*
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions



RISC-V is NOT an Open-Source Processor

- RISC-V is an ISA *specification*
- Want to encourage both open-source and proprietary implementations of the RISC-V ISA specification
- Most of cost of hardware design is software, so make sure software can be reused across many chip designs
- Expand to have open specifications for whole platforms, including I/O and accelerators



Frozen RISC-V Base + Standard Extensions

- ~~Three~~ Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - RV32E is 16-register subset of RV32I
 - Only <50 hardware instructions needed
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, “General-purpose” ISA
 - Q: Quad-precision floating-point
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format
- Above user-level ISA components frozen in 2014
 - Supported forever after



ARMv8 ISA vs. RISC-V ISA

| Category | ARMv8 | RISC-V | ARM/RISC |
|---|------------|----------------------|----------|
| Year announced | 2011 | 2011 | -- |
| Address sizes | 32 / 64 | 32 / 64 / 128 | -- |
| Instruction sizes | 32 | 16 [†] / 32 | -- |
| Relative code size | 1 | 0.8 [†] | -- |
| Instruction formats | 53 | 6 / 12 [†] | 4X-8X |
| Data addressing modes | 8 | 1 | 8X |
| Instructions | 1070 | 177 [†] | 6X |
| Min number instructions to run Linux, gcc, LLVM | 359 | 47 | 8X |
| Backend gcc compiler size | 47K LOC | 10K LOC | 5X |
| Backend LLVM compiler size | 22K LOC | 10K LOC | 2X |
| ISA manual size | 5428 pages | 163 pages | 33X |

MIPS manual 700 pages
80x86 manual 2900 pages

[†]With optional Compressed RISC-V ISA extension



Simplicity breeds Contempt

- How can simple ISA compete with industry monsters?
- So far, no evidence more complex ISA justified for general code
 - Cray/RISC were right
- Many advantages to keeping base simple
 - Teaching (what profs do)
 - Learning (what engineers do)
 - Area
 - Energy
 - Quality-of-results versus Design time (HW and SW)
 - Verification
 - Security
 - Extensibility: one base ISA for all customized cores on chip



RISC-V Timeline

- In summer of 2010, UC Berkeley started “3-month project” to develop their own clean-slate ISA
- May 2014, frozen user-level spec (IMAFDQ)
- August 2015, **non-profit RISC-V Foundation** created



Transitioning RISC-V Out of UC Berkeley

- RISC-V Foundation is taking over standards process
 - Incorporated Aug 2015
 - Board of Directors formed Summer 2016
- Tools are starting the upstreaming process
- Students graduating
 - Lead RISC-V devs no longer at UCB
 - new start-up called SiFive
 - But many new students (github.com/ucb-bar)



Foundation Mission Statement

The RISC-V Foundation is a non-profit consortium chartered to standardize, protect, and promote the free and open RISC-V instruction set architecture together with its hardware and software ecosystem for use in all computing devices.

Platinum Founding Members

RISC-V | Berkeley Architecture Research | bluespec | Hewlett Packard Enterprise | Cortus
DRAPER | Google | Microsoft | NVIDIA
IBM | Mellanox Technologies | QUALCOMM | Western Digital
Microsemi | SiFive | Rambus | Cryptography Research

Gold, Silver & Auditor Founding Members

AMD | ANDES TECHNOLOGY | antmicro | BAE SYSTEMS | ICT
CodaSIP | Esperanto Technologies | Blockstream | 中科院计算所
IDT | INTRINSIX | ESPRESSIF | GRAY RESEARCH | lowRISC
Processor | MIT CSAIL | ROA LOGIC | ETH zürich | runtime.io
Sur Technology | Syntacore | Technolution | LATTICE SEMICONDUCTOR | Rumble | VectorBlox
Development



RISC-V Foundation Board of Directors

- Krste Asanović, Chairman
 - Professor in the EECS Department at UC Berkeley
- Zvonimir Bandić
 - Senior Director of Next Generation Platform Technologies at Western Digital Corporation
- Charlie Hauck
 - CEO of Bluespec Inc.
- David Patterson
 - Retired Professor Computer Science UC Berkeley
- Jothy Rosenberg
 - Associate Director of the cyber security group at Draper Laboratories
- Frans Sijstermans
 - Vice President Engineering at NVIDIA
- Ted Speers
 - Technical Fellow, Head of Product Architecture for Microsemi's SoC Group

Bi-annual Workshops

- 1st RISC-V workshop Jan 14-15, 2015 in Monterey, CA
 - Sold out: **144** (33 companies & 14 universities)
 - [Slides & videos can be found here](#)
- 2nd RISC-V workshop Jun 29-30, 2015 at UC Berkeley
 - Sold out: **120** (30 companies & 20 universities)
 - [Slides & videos can be found here](#)
- 3rd RISC-V workshop Jan 5-6, 2016 at Oracle Redwood City, CA
 - Sold out: **157** (42 companies & 26 universities)
 - [Slides & videos can be found here](#)
- 4th RISC-V workshop Jul 12-13, at MIT Cambridge, MA
 - Sold out: **252** (63 companies & 42 universities)
 - [Slides & videos can be found here](#)



- 252 attendees from 63 companies and 42 universities



5th RISC-V Workshop – Save the Date

Nov 29th – 30th, 2016

Google Mountain View, CA





Foundation Status

- Articles of Incorporation filed August 2015
 - RISC-V Foundation Corporation is a legal, non-profit operating entity
- Signed on 40+ Founding members
 - shaped the initial by-laws and membership agreements
- Board of Directors formed in Q2 of 2016
 - Ratify Membership Agreement
 - Ratify set of Bylaws
- **This is just the beginning of RISC-V...**

Software Progress

- binutils, gcc
 - ~~"waiting on lawyers"~~, but should be good to go!
- glibc/Linux
 - will upstream after binutils, etc.
- QEMU
 - ucb-bar/riscv-qemu now has user-mode and system-mode
 - currently upstreaming user-mode
- LLVM
 - upstreaming in progress (ask Alex Bradbury)
- Fedora disk images now available
- coreboot
 - "RISC-V is a first class citizen"
- UEFI
- FreeBSD



RISC-V Ecosystem

www.riscv.org

■ Documentation

- User-Level ISA Spec
- Privileged ISA draft
- Compressed ISA draft
- External Debug draft

■ Software Tools

- GCC/glibc/GDB
- LLVM/Clang
- Verification Suite

■ Software

- Linux, FreeBSD
- Yocto
- Fedora disk images

■ Software Implementations

- QEMU
- Spike, In-house ISA Sim.
- ANGEL, JavaScript ISA Sim.

■ Hardware Implementations

- UCB Rocket Chip Generator
 - Rocket in-order core
 - BOOM out-of-order core
- External implementations
 - PicoRV32
 - Pulp Platform
 - mRISCV
 - and many many more...



RISC-V Summary

- Strong Industry Support
 - 40+ Founding Sponsors
 - Broad commercial and academic interest (252 workshop attendees representing 63 companies & 42 universities)
- Membership & Bylaw documents being ratified
- Board of Directors formed in Q2 2016
- 5th RISC-V Workshop save the date...

Nov 29th – 30th, 2016
Google Mountain View, CA





Isa abierto versus Isa Propietario

- En 2014 los desarrolladores de RISC-V publicaron un artículo en la revista on-line Microprocessor Report donde presentan su propuesta para establecer un estándar abierto de ISA:
 - ♦ “The Case for Open Instruction Sets”
 - ♦ <http://linleygroup.com/mpr/article.php?pub=1&id=11267>
- Como contrapartida la misma revista publico un artículo por parte de ingenieros de ARM donde defiende un ISA propietario:
 - ♦ “The Case for Licensed Instruction Sets”
 - ♦ <http://linleygroup.com/mpr/article.php?id=11268>

